

CL-GD755X Application Book

> March, 1997 Revision 2.0 Stock # 367555 - 002



Notice

This document describes a potential application of Cirrus Logic integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. Cirrus Logic believes this information is accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by Cirrus Logic for the use of this information, nor for infringements of patents or other rights of third parties. This document implies no license under patents or copyrights.



Revision 2.0 March 1997

| CL-GD755 | 55 Application Notes: | Revision Summary |
|------------|---|---------------------------------------|
| 7555-AN-1 | A PCI Bus XGA/SVGA Solution. (GDB7555-C-DM1-1 PCI Bus Demonstration Board) April 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-3 | Analog Voltage Filtering Requirements for the CL-GD7555 LCD/CRT Controller July 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-4 | A Programmable Core-Voltage Solution for the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-7 | State Information on Pad Control Signals for the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-9 | Designing for DDC Level 2B with the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-10 | V-Port Implementation for the CL-GD7555 LCD/CRT Controller March 1997, Version 1.0 | NEW |
| 7555-AN-11 | Layout Guidelines for the CL-GD7555 LCD/CRT Controller July 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-13 | Using the Chrontel CH7001 VGA-to-NTSC/PAL Encoder with the CL-GD7555 LCD/CRT Controller July 1996, Version 1.0 | No change from App Book Rev 1.0 |
| 7555-AN-14 | Requirements for OSC Signal during Suspend/Resume of the CL-GD7555 LCD/CRT Controller February 1997, Version 1.0 | NEW |
| 7555-AN-15 | Design Requirements for Power Sequencing for the CL-GD7555 LCD/CRT Controller (Revision CD) March 1997, Version 1.0 | NEW |

CL-GD7556 Application Notes:

Revision Summary

NEW

7556-AN-1 Design Requirements for Board Upgrade from the CL-GD7555 LCD/CRT Controller

to the CL-GD/555 LCD/CRT Controller

March 1997, Version 1.1



Revision 2.0 March 1997

Application Alerts:

| Using the CL-GD7555 PCI Bus Demonstration Board with an Off-the-Shelf Motherboard June 1996, Version 1.0 | No change from App Book Rev 1.0 |
|--|--|
| Using Extended-Data-Out DRAMs with the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 | No change from App Book Rev 1.0 |
| Changes to Support for DRAM Configurations and Display Modes for the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 | No change from App Book Rev 1.0 |
| Programming the LCD Power-Sequencing Time Delay for the CL-GD7555 LCD/CRT Controller March 1997, Version 1.0 | NEW |
| | with an Off-the-Shelf Motherboard June 1996, Version 1.0 Using Extended-Data-Out DRAMs with the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 Changes to Support for DRAM Configurations and Display Modes for the CL-GD7555 LCD/CRT Controller June 1996, Version 1.0 Programming the LCD Power-Sequencing Time Delay for the CL-GD7555 LCD/CRT Controller |

Errata:

| 7555-ERR-1 | CL-GD7555-CF Errata March 1997, Version 1.00, Rev. 1.00 | NEW |
|------------|--|-----|
| 7556-ERR-1 | CL-GD7555-AB Errata March 1997, Version 1.01, Rev. 1.01 | NEW |
| 7556-ERR-1 | CL-GD7555-AC Errata March 1997, Version 1.01, Rev. 1.01 | NEW |

Panel Interface Guide:

| 7555-PIG-1 | LCD Panel Interface Connections | UPDATE |
|------------|---------------------------------|--------|
| | June 1996 | |

<u>Schematics</u> NEW



A PCI Bus XGA/SVGA Solution

using the CL-GD7555 XGA/SVGA LCD/CRT Controller with the GDB7555-C-DM1-1 PCI Bus Demonstration Board

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note documents a sample PCI Bus Demonstration Board that uses the CL-GD7555 XGA/SVGA LCD/CRT controller.

Applicability

This document contains CL-GD7555 connectivity data that can be applied to user applications.

This document applies to the following products:

___CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright - Cirrus Logic Inc. 1996. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Table of Contents

| 1. | Intr | oduct | ion | 3 |
|----|------|---------|---|----|
| | | | ration Board Configuration Components | |
| | 2.1 | | ication/Rework Instructions for GDB7555-C-DM1-1 Demonstration Board | |
| | 2.2 | Test F | Points | 6 |
| | | 2.2.1 | Miscellaneous Test Points | 6 |
| | | 2.2.2 | CL-GD7555 Test Points | 6 |
| | 2.3 | Conne | ectors | 8 |
| | | 2.3.1 | PCI Bus Connector | 8 |
| | | 2.3.2 | CRT Connector | 8 |
| | | 2.3.3 | LCD Connector 1 | 8 |
| | | 2.3.4 | LCD Connector 2 | 8 |
| | | 2.3.5 | NTSC Connector | 8 |
| | | 2.3.6 | Video Connections | 8 |
| | | 2.3.7 | Power Module Connection | |
| | | 2.3.8 | V-Port Daughter Board Connector | |
| | | 2.3.9 | V-Port Daughter Board Power Connection | 8 |
| | 2.4 | Config | guration Jumpers and Header Blocks | 9 |
| | | 2.4.1 | Voltage Level and Power-Management Configuration | 9 |
| | | 2.4.2 | Jumper Blocks for Display Memory Size and Type | 9 |
| | 2.5 | Select | ing the LCD Panel Type Configuration - S1 Switch Settings | 13 |
| | 2.6 | Conne | ecting and Using the Power Module | 14 |
| | | 2.6.1 | Connecting the Power Module | 14 |
| | | 2.6.2 | Power Module 3.3-V Adjustment Procedure | 14 |
| | | 2.6.3 | Power Module LCD Voltage Adjustment Procedure | 15 |
| | | 2.6.4 | Power Module CONTPOS Voltage Adjustment Procedure | 15 |
| | | 2.6.5 | Power Module CONTNEG Voltage Adjustment Procedure | 15 |
| | 2.7 | LCD F | anel Interface Connections | 16 |
| 3. | Con | nectir | ng and Operating the Demonstration Board | 18 |
| | 3.1 | Check | list | 18 |
| | 3.2 | Directi | ons for Installing Windows 3.1 Drivers | 19 |
| | 3.3 | Directi | ons for Installing Windows '95 Drivers | 19 |
| 4. | Pow | ver Up | -Power Down Sequence for LCD | 20 |
| | App | endix | A | 21 |



1. Introduction

This application note describes how to configure and operate the Cirrus Logic GDB7555-C-DM1-1 PCI-Bus Demonstration Board (referred to in this document as the 'Demonstration Board').

The Demonstration Board is a sample Video Graphics Adapter board using the CL-GD7555 single-chip XGA/SVGA LCD/CRT controller. Use this Demonstration Board to do the following:

- Evaluate the CL-GD7555 controller in a functional environment
- Design a PCI Bus system that uses the CL-GD7555 XGA/SVGA LCD/CRT Controller
- Evaluate the CL-GD7555 power-down features
- Evaluate the CL-GD7555 V-Port capability and MotionVideoTM Acceleration capability
- Use the CL-GD7555 with a 1024 x 768 TFT 2-pixel-per-clock LCD panel

For more information, refer to the following:

- The appendix, which includes schematics for the Demonstration Board
- The CL-GD7555 Hardware Reference Manual
- The CL-GD7555 Software Reference Manual



2. Demonstration Board Configuration Components

Figure 2–1 shows the locations of all components used to configure the Demonstration Board. Tables in this section list all significant configuration components, the selection options, and the default settings.




Figure 2-1. The GDB7555-C-DM1-1 PCI-Bus XGA/SVGA Demonstration Board



2.1 Modification/Rework Instructions for GDB7555-C-DM1-1 Demonstration Board

The following changes to the GDB7555-C-DM1-1 Demonstration Board or the schematics are required for proper operation. These changes should not be necessary on future revisions of the board.

- 1) Some Demonstration Boards come with FB4 FB7 mounted and some not mounted. The Demonstration Boards without FB4 FB7 mounted have wires shorted instead.
- 2) For DDC2B Support, the following must be modified:
 - a) Place a wire on T3 to CRTVDD.
 - b) Add a 6.8K pull-up resistor to U18 (CL-GD7555) pin 104 (DDCD) or test point JH. The 6.8K pull-up resistor must be pulled up to CRTVDD.
- 3) There are a few silk screen errors on the Demonstration Board :
 - a) For Panel Type Switches Table S1:

| Change: | 0 = CLOSED | to: $0 = OPEN = OFF$ |
|---------|----------------|----------------------|
| | 1 = OPEN | 1 = CLOSED = ON |
| | X = DON'T CARE | X = DON'T CARE |

b) For Table S2 and S3:

| Change: | 0 = CLOSED | to: | 0 = OPEN = OFF |
|---------|----------------|-----|-----------------|
| | 1 = OPEN | | 1 = CLOSED = ON |
| | X = DON'T CARE | | X = DON'T CARE |

c) For Table S2:

| Change: | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|---------|--------------------|---|---|---|---|---|---|---|---|
| | Video Port Enable | 0 | Х | X | Х | х | х | Х | X |
| | Video Port Disable | 1 | Х | X | Х | Х | X | Х | Х |

| To: | Reserved - Not Used | 0 | x | X | х | X | x | x | X |
|-----|---------------------|---|---|---|---|---|---|---|---|
| | | 1 | x | x | x | x | x | ¥ | ¥ |

d) For Table S3:

| Change: | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|---------|--|-----|-----|-----|-----|-----|-----|-----|---|
| | Memory Mapped I/O - Disabled | 0 | Х | X | Х | Х | Х | Х | Х |
| | Memory Mapped I/O - Enabled | 1 | X | X | Х | X | Х | Х | Х |
| | PCI Board Vendor ID | X (| 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | х |
| To: | Memory Mapped I/O for Non-x86 CPU - Disabled | 0 | x | Х | х | х | Х | х | х |
| | Memory Mapped I/O for Non-x86 CPU - Enabled | 1 | Х | Х | Х | Х | Х | х | X |
| | Reserved - Not Used | X | X | X | X | X | X | x | X |

4) Capacitor C15 (1uF) for the Internal Current Reference is currently tied to JP31 pin 3 and DACVSS. It should be reconnected to JP31 pin 3 and DACVDD1 (test point JE pin 12).



2.2 Test Points

2.2.1 Miscellaneous Test Points

A number of test points, T1 through T9, are located on the board to assist in testing various input and output signals. The specific functions of these test points are shown in Table 1.

Table 1. Miscellaneous Test Point Functions

| Test Point No. | Function Available On The Test Point |
|----------------|--------------------------------------|
| T1 | Connected to HSYNC |
| T2 | Connected to VSYNC |
| Т3 | Not Used |
| T4 | Connected to Blue DAC Output |
| T 5 | Connected to Green DAC Output |
| Т6 | Connected to Red DAC Output |
| T 7 | Connected to Suspend Input Pin |
| Т8 | V-Port connector pin 25 |
| Т9 | V-Port connector pin 29 |

2.2.2 CL-GD7555 Test Points

Test points JA through JP, are in rows parallel to the edges of the CL-GD7555. These test points are connected to CL-GD7555 input and output pins to assist in evaluation and testing. For CL-GD7555 pin connection mapping to the test points refer to Table 2. For signal identification refer to the schematic sheets in Appendix A.



Table 2. Test point to Pin Mapping

| | JA | JB | JC | JD |
|----|--------|--------|---------|--------|
| 1 | | | MD18 | MD17 |
| 2 | MD16 | MD15 | MD14 | MVDD |
| 3 | MD13 | MD12 | MD11 | MD10 |
| 4 | MD9 | MD8 | CAS#1 | CAS#0 |
| 5 | MD7 | MD6 | MD5 | MD4 |
| 6 | MD3 | MD2 | MD1 | MD0 |
| 7 | GND | AD31 | AD30 | AD29 |
| 8 | AD28 | AD27 | AD26 | AD25 |
| 9 | AD24 | AD23 | AD22 | BVDD |
| 10 | AD21 | AD20 | AD19 | AD18 |
| 11 | AD17 | AD16 | INTR# | CVDD |
| 12 | STOP# | PAR | DEVSEL# | TRDY# |
| 13 | GND | CLK | IRDY# | FRAME# |
| 14 | IDSEL | osc | RESET# | SUSPI |
| 15 | CLK32K | C/BE#3 | C/BE#2 | C/BE#1 |
| 16 | C/BE#0 | | ACTI | GND |

| | JE | JF | JG | JH |
|----|--------|-------|--------|---------|
| 1 | | | AD15 | AD14 |
| 2 | AD13 | AD12 | AD11 | AD10 |
| 3 | AD9 | AD8 | AD7 | AD6 |
| 4 | BVDD | AD5 | AD4 | AD3 |
| 5 | AD2 | CVDD | AD1 | AD0 |
| 6 | GND | VPC0 | VPC1 | VPC2 |
| 7 | VPC3 | VPC4 | VPC5 | VPC6 |
| 8 | VPC7 | VPY0 | VPY1 | VPY2 |
| 9 | VPY3 | DDCC | GND | VPY4 |
| 10 | VPY5 | VPY6 | VPY7 | DDCD |
| 11 | VAVDD | HREFI | VAVSS | VACTI |
| 12 | DACVDD | VSI | VPCLKI | HSYNC |
| 13 | DACVSS | VSYNC | VREF | IREF |
| 14 | CRTVDD | | PROG1 | BLUE |
| 15 | GREEN | RED | FPVEE | FPDECTL |
| 16 | FPVCC | | PROG0 | GND |

| | JI | JJ | JK | JL |
|----|-------|--------|---------|-------|
| 1 | PROG2 | | FP18 | FP19 |
| 2 | FP20 | DACVDD | FP21 | FP22 |
| 3 | FP23 | FP24 | FP25 | FP26 |
| 4 | FP27 | DACVSS | FP28 | FP29 |
| 5 | FP30 | FP31 | FP32 | FP33 |
| 6 | FP34 | FP35 | FPVDD | FPDE |
| 7 | LLCLK | GND | FPVDCLK | LFS |
| 8 | FP0 | FP1 | FP2 | FP3 |
| 9 | FP4 | FP5 | FP6 | FP7 |
| 10 | FPVDD | FP8 | FP9 | FP10 |
| 11 | FP11 | FP12 | GND | FP13 |
| 12 | FP14 | FP15 | FP16 | FP17 |
| 13 | GND | MD63 | MD62 | MD61 |
| 14 | MD60 | MD59 | MD58 | MD57 |
| 15 | MD56 | MD55 | MD54 | CAS#7 |
| 16 | CAS#6 | | | GND |

| | JM | JN | JO | JP |
|----|--------|-------|-------|-------|
| 1 | MA9 | RAS1# | MD53 | MD52 |
| 2 | MD51 | MD50 | MD49 | MVDD |
| 3 | MD48 | MD47 | MD46 | MD45 |
| 4 | MD44 | MD43 | CAS#5 | CAS#4 |
| 5 | MD42 | MD41 | MD40 | MD39 |
| 6 | MD38 | MD37 | MD36 | MD35 |
| 7 | MD34 | MD33 | MD32 | GND |
| 8 | MA8 | MA7 | MA6 | MA5 |
| 9 | MA4 | WE# | MVDD | RAS0# |
| 10 | МАЗ | MA2 | MA1 | MAO |
| 11 | GND | MD31 | MD30 | MD29 |
| 12 | MD28 | MD27 | CVDD | MD26 |
| 13 | MD25 | MD24 | CAS#3 | CAS#2 |
| 14 | MD23 | MD22 | MD21 | MD20 |
| 15 | MD19 | MAVDD | SW0 | MAVSS |
| 16 | EPROM# | | OE# | GND |



2.3 Connectors

The following are the main Demonstration Board connectors:

2.3.1 PCI Bus Connector

J3 is the board-edge connector to connect the Demonstration Board to the PCI bus.

2.3.2 CRT Connector

CONN 1 is a 15-pin DIN connector to connect a CRT monitor to the Demonstration Board.

2.3.3 LCD Connector 1

CONN 2 is a 44-pin connector to connect the primary LCD panel signals to the Demonstration Board.

2.3.4 LCD Connector 2

CONN 3 is a 16-pin connector to connect the extended TFT panel signals to the Demonstration Board.

2.3.5 NTSC Connector

CONN 4 is configured as a 24-pin NTSC connector, but it is not supported at this time.

2.3.6 Video Connections

CONN 5 is an S-Video connector to connect external video signals to the Demonstration Board.

CONN 6 is an RCA jack to connect composite-video signals to the Demonstration Board.

2.3.7 Power Module Connection

Headers JPWR1 and JPWR2 connect the Power Module to the Demonstration Board.

2.3.8 V-Port Daughter Board Connector

J1, on the back of the board, is a 50-pin connector to connect the optional V-Port daughterboard to the Demonstration Board.

2.3.9 V-Port Daughter Board Power Connection

J2, on the back of the board, is a 12-pin connector to supply power to the optional V-Port daughter card.



2.4 Configuration Jumpers and Header Blocks

This section lists by function the jumpers and header blocks. In some cases, headers are used as connectors. Table 3 describes the settings for the JP jumper and header blocks in this section.

2.4.1 Voltage Level and Power-Management Configuration

The jumper and header blocks listed here are for selecting voltage levels and connections for the Demonstration Board. In all cases, the default voltage level for an interface is 5 V. The Demonstration Board is shipped with 5-V DRAM. Voltages can be mixed in any combination.

- JP38: Selects either 3.3 or 5 V for CVDD, DACVDD, MAVDD and VAVDD.
- JP43: Selects either 3.3 or 5 V for MVDD and Display Memory.
- JP47: Selects either 3.3 or 5 V for FPVDD and panel power VDD.
- JP50: Selects either 3.3 or 5 V for CRTVDD, the voltage for the CRT.
- JP53: Selects either 3.3 or 5 V for BVDD and OSC VDD.

The following jumper block provides power to the V-Port.

• JP27: When connected, this jumper provides 5 V power to the V-Port.

The following jumper block allows configuring for power-management modes.

• JP33: Enable/Disable the hardware-initiated Suspend mode.

2.4.2 Jumper Blocks for Display Memory Size and Type

The jumper blocks listed below are for selecting the type of display memory that is used. The Demonstration Board is shipped with 2M bytes of dual-CAS# 5-V DRAM. The board can accommodate either SOJ or TSOP packages. An additional 2M bytes can be added, but JP1 must also be added to enable RAS1#.

- JP1: Select either 2M DRAM support (the default) or 4M DRAM support.
- JP2

 —JP9: Select either dual-CAS# or dual-WE# DRAMs. The default is dual-CAS# DRAMs, which Cirrus
 Logic ships on the Demonstration Board.



Table 3. Settings for the PCI Bus Demonstration Board Jumper and Header Blocks

| Jumper / Header | Jumper / Header Block | If 3-Position Block: Function of <u>Jumpers on 1-2</u> | If 3-Position Block: Function of <u>Jumpers on 2-3</u> | |
|--------------------|--|--|--|--|
| Block No. | Functions | If 2-Position Block: Function of <u>No Jumper</u> | If 2-Position Block: Function of <u>Jumper On</u> | |
| JP1 | 4M byte Display Memory Select. | The default display-memory configuration is 2 Mbytes. | This jumper enables the control signals for the full 4 Mbytes of display memory, when the extra 2 Mbytes of memory is installed. | |
| JP2 - JP9 | Display Memory CAS#/WE# type select. | Select dual-CAS# DRAMs (Board default) – (these pins are shorted on the board, and so no jumper is needed.) | Select dual -WE# DRAM memory. Also, the traces between jumper positions 1 and 2 must be cut under these jumper blocks. | |
| JP10 - JP12 | CRT R,G,B Impedance | No termination resistors on the R,G,B connections. | 150-ohm load termination resistor on each R,G,B connection. (these pins are shorted on the board, and so no jumpers are needed.) | |
| JP25 | VACTI Connection to V-Port J1 | VACTI not connected to V-Port. See JP26 for alternate connection. | VACTI connected to V-Port J1 pin 41. (Board default) | |
| | | | NOTE: | |
| | • · · · · · · · · · · · · · · · · · · · | · | If the video source does not supply a video capture enable signal on J1 pin 41, HREFI can be used as an enable signal by placing a jumper on J29 to connect the signal inputs. | |
| JP26 | VACTI Connected to HREFI | VACTI and HREFI are not tied together, but HREFI is hardwired to V-Port J1 pin 49. | VACTI and HREFI are tied together. Both are connected to V-Port J1 pins 41 and 49. (Board default) | |
| JP27 | 5 V Power to V-Port | V-Port is not powered. | 5 V is connected to the V-Port. (these pins are shorted on the board, and so no jumper is needed.) | |
| JP28 | PCI Interrupt | PCI Interrupt not connected. (Board default) | PCI Interrupt connected. | |
| JP29 | SW0 Line connection | SW0 pin not connected to switch S1. The SW0 pin can be used for external MCLK, but the trace between these pins must be cut. | SW0 pin connected to switch S1. (these pins are shorted on the board, and so no jumper is needed.) | |
| JP30 - JP31 | IREF Circuit Selection | External IREF circuit connected. Both jumpers are on 1-2. | Internal IREF circuit connected. Both jumpers are on 2-3. (Board default) | |
| JP33 | Initiate Hardware Suspend (when CR8D[2] is '1', Suspend enabled) | When CR8D[3] is '0' (SUSPI pin is active high), removing the jumper initiates Suspend mode. | When CR8D[3] is '1' (SUSPI pin is active low), adding the jumper initiates Suspend mode. | |
| JP34 | 14 MHz Clock Source | No clock source connected. | 14 MHz clock source connected. | |
| JP36 | 5 V Total Current | | Measure total current drawn by CL-GD7555 from 5 V supply. | |



Table 3. Settings for the PCI Bus Demonstration Board Jumper and Header Blocks (cont.)

| Jumper / Header Block No. | Jumper / Header Block | If 3-Position Block: Function of <u>Jumpers on 1-2</u> | If 3-Position Block: Function of <u>Jumpers on 2-3</u> | |
|---------------------------------|---|---|---|--|
| | Functions | If 2-Position Block: Function of <i>No Jumper</i> | If 2-Position Block: Function of <u>Jumper On</u> | |
| JP37 | 3.3 V Total Current | | Measure total current drawn by CL-GD7555 from 3.3 V supply. | |
| JP38 | Select 5 V or 3.3 V for CVDD,DACVDD,MAVDD and VAVDD | Connect 3.3 V supply to CVDD, DACVDD, MAVDD and VAVDD. | Connect 5.0 V supply to CVDD, DACVDD, MAVDD and VAVDD. (Board default) | |
| JP39 | CVDD Total Current | | Measure total current drawn by CVDD. | |
| JP40 | MAVDD Total Current | | Measure total current drawn by MAVDD. | |
| JP41 | VAVDD Total Current | | Measure total current drawn by VAVDD. | |
| JP42 | DACVDD Total Current | | Measure total current drawn by DACVDD. | |
| JP43 | Select 5 V or 3.3 V for MVDD and Display Memory | Connect 3.3 V supply to MVDD and Display Memory. | Connect 5.0 V supply to MVDD and Display Memory. (Board default) | |
| JP44 | MVDD Total Current | | Measure total current drawn by MAVDD. | |
| JP46 | Display-Memory Total Current | | Measure total current drawn by Display Memory. | |
| JP47 | Select 5 V or 3.3 V for FPVDD and Panel Power Supply VDD WARNING: To prevent damage to the flat panel, before connecting it, properly set the flat panel voltages. | Connect 3.3 V supply to FPVDD and Panel Power Supply VDD. | Connect 5.0 V supply to FPVDD and Panel Power Supply VDD. (Board default) | |
| JP48 | FPVDD Total Current | | Measure total current drawn by FPVDD. | |
| JP50 | Select 5 V or 3.3 V for CRTVDD | Connect 3.3 V supply to CRTVDD. | Connect 5.0 V supply to CRTVDD. (Board default) | |
| JP51 | CRTVDD Total Current | | Measure total current drawn by CRTVDD. | |
| JP52 | VIO Total Current | | Measure total current drawn VIO. | |
| JP53 | Select either VIO or 3.3 V for BVDD and OSC VDD | Connect 3.3-V supply to BVDD and OSC VDD. | Connect VIO supply to BVDD and OSC VDD. (Board default) | |



Table 3. Settings for the PCI Bus Demonstration Board Jumper and Header Blocks (cont.)

| Jumper / Header | Jumper / Header Block | If 3-Position Block: Function of <u>Jumpers on 1-2</u> | If 3-Position Block: Function of <u>Jumpers on 2-3</u> | | |
|--------------------|------------------------------------|---|---|--|--|
| Block No. | Functions | If 2-Position Block: Function of <u>No Jumper</u> | If 2-Position Block: Function of <u>Jumper On</u> | | |
| JP54 | BVDD Total Current | | Measure total current drawn by BVDD. | | |
| JP58 | Voltage Switching VDD Selection | Voltage Switching is not connected. (Board default) | Voltage Switching is connected. | | |



2.5 Selecting the LCD Panel Type Configuration - S1 Switch Settings

S1 is an 4-position DIP switch block for selecting the type of flat panel that the controller supports. Switches positions 1, 2 and 3 are connected to the SW[0:2] pins of the CL-GD7555, and their settings are read and stored by the chip during Reset. The Cirrus Logic BIOS reads these stored bits to determine the proper configuration for the CL-GD7555.

- The switch positions are defined: '0' is open and '1' is closed. A '1' connects a pullup resistor to the appropriate SW/MD pin for SW1 and SW2.
- The settings for switch S1, position 4 is a 'don't care'.
- Other LCDs can be supported by using the Cirrus Logic OEMSI Utility (a BIOS customization utility) to change the BIOS default parameters. To obtain parameters for other panels call the Cirrus Logic Bulletin Board Service at USA (510) 440-9080.

Table 4. Settings for Switch Block S1

| Panel Type | Code for Panel Supported | Panel Description (All Panels Are Color) | Panel Screen Format | Switch Position Setting | | |
|---------------|--|--|---------------------------|-------------------------------|---|---|
| | Pagarand | | | 1 | 2 | 3 |
| 0 | Reserved | | - | 0 | 0 | 0 |
| 1 | C256KSS-36 | Single-scan active-matrix TFT 18-bit or 12-bit, 2-pixels-per-clock panels. These panels use both CONN2 and CONN3 (the extended TFT connector). | 1024 × 768 | 1 | 0 | 0 |
| 2 | C8DD-16 | Dual-scan passive STN 16-bit | 640×480 | 0 | 1 | 0 |
| 3 | C256KSS-18 (default) C4KSS-12 C512SS-9 | Single-scan active-matrix TFT 24-bit, 18-bit, 12-bit, or 9-bit | 640 × 480 | 1 | 1 | 0 |
| 4 | Reserved | _ | _ | 0 | 0 | 1 |
| 5 | Reserved | _ | - | 0 | 0 | 1 |
| 6 | C8DD-16 | Dual-scan passive STN 16-bit | 800 × 600 | 0 | 1 | 1 |



2.6 Connecting and Using the Power Module

This section explains how to connect and adjust the Power Module.

Use the jumper settings described in Table 3 to choose whether the Power Module supplies 3.3 or 5 VDC to the CL-GD7555 and to an LCD panel. If LCD voltage supply outputs need adjustment, use the procedures described in Section 2.8.2 through Section 2.8.4.

2.6.1 Connecting the Power Module

The Demonstration Board ships with the Power Module attached to it. However, if the Power Module has been removed, connect it to the Demonstration Board as follows:

- 1. Set the voltage jumper blocks listed in Table 3 as required.
- 2. Position the Power Module male connector over the female header block JP15, position the female connector over the male header block JP23, and press the Module into place. (For orientation, refer to Figure 2–1)

2.6.2 Power Module 3.3-V Adjustment Procedure

If the Demonstration Board jumpers are set for 3.3-V operation, you may adjust the Power Module's 3.3-V Core Voltage output as follows:

- 1. Monitor the Core Voltage on test points JD pin 11, JF pin 5, or JO pin 12.
- 2. To set the Core Voltage, use the Core Voltage Adjust potentiometer (VCC3V). Figure 2–3 shows the location of the potentiometer.




Figure 2-2. Power Module Adjustment Controls



2.6.3 Power Module LCD Voltage Adjustment Procedure

To adjust the Power Module so that it delivers the manufacturer's recommended LCD voltage supply:

- 1. Identify the correct voltage required by the LCD panel. Refer to the manufacturer's data sheets or the Cirrus Logic 'Panel Interface Guide' for this information.
- 2. With the power off, disconnect the LCD panel before proceeding.
- 3. Turn the system on and use the CLMODE utility to initiate an LCD panel power-up sequence.
- 4. While measuring the voltage at connector CONN2 pin 30, adjust the "ADJ" potentiometer until the LCD voltage is the correct value.

2.6.4 Power Module CONTPOS Voltage Adjustment Procedure

To adjust the CONTPOS output of the Power Module:

- 1. With the system power off, disconnect the LCD panel.
- 2. Turn the system on and use the CLMODE utility to initiate an LCD power-up sequence.
- While measuring CONTPOS at connector CONN2 pin 40, adjust the "POS" potentiometer to produce the required output.

2.6.5 Power Module CONTNEG Voltage Adjustment Procedure

To adjust the CONTNEG output of the Power Module:

- 1. With the system power off, disconnect the LCD panel.
- 2. Turn the system on and use the CLMODE utility to initiate an LCD power-up sequence.
- 3. While measuring CONTNEG at connector CONN2 pin 41, adjust the "NEG" potentiometer to produce the required output.



2.7 LCD Panel Interface Connections

The LCD panels are connected to the Demonstration Board through connectors CONN2 and CONN3. The mapping of the panel input and output signals is given in the shown in Table 5. The FP pin names in the Demonstration Board schematics are different than those specified in early versions of the Hardware Reference Manual.

Table 5. CL-GD7555 Demonstration Board Interface Pins to LCD Flat Panels

| LCI | LCD Flat Panel Type with Corresponding Pin Connections | | | | | | | | | ***** | |
|---------|---|--------------|---------|------------------|------------------|--------|------------|-----------|--------------|--------------|-------|
| | | TFT LC | D Types | | | | LCD pes | CL-GD7555 | Demo | nstration | Board |
| TF | TFT with 1-Pixel/Clock TFT with 2- Pixels/Clock ^a | | | | | olor | Pin No. | Pin | CONN 2Pin | CONN3 Pin | |
| 24-Bit | 18-Bit | 12-Bit | 9-Bit | 18-Bit | 12-Bit | 16-Bit | 8-Bit | | Name | No. | No. |
| R7 | R5 | R3 | R2 | R _A 5 | R _A 3 | SUD3 | _ | 176 | FP17 | 13 | |
| R6 | R4 | R2 | R1 | R _A 4 | R _A 2 | SUD2 | _ | 175 | FP16 | 14 | |
| R5 | R3 | R1 | R0 | R _A 3 | R _A 1 | SUD1 | | 174 | FP15 | 15 | |
| R4 | R2 | R0 | 1 | R _A 2 | R _A 0 | SUD0 | _ | 173 | FP14 | 16 | |
| R3 | R1 | - | | R _A 1 | _ | SUD7 | - | 172 | FP13 | 9 | |
| . R2 | RO | - | | R _A 0 | _ | SUD6 | | 170 | FP12 | 10 | |
| R1 | _ | | | _ | _ | _ | | 146 | FP31 | 33 | |
| R0 | _ | _ | | _ | | _ | _ | 145 | FP30 | 43 | |
| G7 | G5 | G3 | G2 | G _A 5 | G _A 3 | SLD7 | SUD3 | 169 | FP11 | 8 | |
| G6 | G4 | G2 | G1 | G _A 4 | G _A 2 | SLD6 | SUD2 | 168 | FP10 | 7 | |
| G5 | G3 | G1 | G0 | G _A 3 | G _A 1 | SLD5 | SUD1 | 167 | FP9 | 6 | |
| G4 | G2 | G0 | _ | G _A 2 | G _A 0 | SLD4 | SUD0 | 166 | FP8 | 5 | |
| G3 | G1 | _ " | _ | G _A 1 | _ | SUD5 | _ | 164 | FP7 | 11 | |
| G2 | G0 | _ | _ | G _A 0 | _ | SUD4 | _ | 163 | FP6 | 12 | |
| G1 | _ | _ | | | _ | - | _ | 139 | FP25 | 42 | |
| G0 | _ | _ | _ | | _ | _ | _ | 138 | FP24 | 44 | |
| B7 | B5 | B3 | B2 | Вд5 | ВдЗ | SLD3 | SLD3 | 162 | FP5 | 4 | |
| B6 | B4 | B2 | B1 | Вд4 | B _A 2 | SLD2 | SLD2 | 161 | FP4 | 3 | |
| B5 | В3 | B1 | B0 | В _А 3 | B _A 1 | SLD1 | SLD1 | 160 | FP3 | 2 | |
| B4 | B2 | B0 | _ | Вд2 | Вд0 | SLD0 | SLD0 | 159 | FP2 | 1 | |
| B3 | B1 | _ | _ | B _A 1 | | | _ | 158 | FP1 | 23 | |
| B2 | B0 | _ | _ | B _A 0 | | _ | _ | 157 | FP0 | 39 | |
| B1 | | | _ | _ | _ | _ | - | 132 | FP19 | 29 | |
| B0 | | _ | _ | | _ | _ | | 131 | FP18 | 20 | |
| | FPVD | DCLK FPVDCLK | | SC | LK | 155 | | 18 | | | |
| LLCLK | | L | Р | 153 | | 35 | | | | | |
| LFS LFS | | FL | .M | 156 | | 22 | | | | | |
| | DE DE | | _ | - | 152 | | 26 | - | | | |
| | FPV | EE_ | | FPV | EE | FPV | /EE | 123 | | 37 | |
| | FPV | CC | | FPV | CC | FPV | rcc | 125 | | 38 | |
| | (Optio | onal) | | (Optio | onal) | (Opti | onal) | 124 | | | |

a. See Table continued on following page for $R_{\mbox{\footnotesize{B}}}$, $G_{\mbox{\footnotesize{B}}}$ and $B_{\mbox{\footnotesize{B}}}$ pin locations.



Table 5. CL-GD7555 Demonstration Board Interface Pins to LCD Flat Panels (cont.)

| LC | LCD Flat Panel Type with Corresponding Pin Connections | | | | | | | | | | |
|---|--|------------------|------------------|------------------|------------------|----------------------|--------------|---------------------|------|------|-----|
| TFT LCD Types | | | | | STN LCD Types | | CL-GD7555 | Demonstration Board | | | |
| TFT with 1-Pixel/Clock TFT with 2-Pixels/Clock ^a | | | Co | lor | Pin No. | Pin | CONN 2Pin | CONN3 | | | |
| 24-Bit | 18-Bit | 12-Bit | 9-Bit | 18-Bit | 12-Bit | 16-Bit 8-Bit | | | Name | No. | No. |
| | | | | R _B 5 | R _B 3 | | | 150 | FP35 | | 14 |
| | | | | R _B 4 | R _B 2 | | | 149 | FP34 | | 13 |
| | | | | R _B 3 | R _B 1 |] | | 148 | FP33 | | 12 |
| | | | | R _B 2 | R _B 0 | | | 147 | FP32 | | 11 |
| | | | | R _B 1 | 1 | | | 146 | FP31 | 33 | |
| | | | | R _B 0 | - | See Previous Page | | 145 | FP30 | 43 | |
| 5 | See Previ | ous Page | 9 | G _B 5 | G _B 3 | | | 144 | FP29 | | 10 |
| | | _ | | G _B 4 | G _B 2 | | | 143 | FP28 | | 9 |
| | | | | G _B 3 | G _B 1 | | | 141 | FP27 | | 7 |
| | | | | G _B 2 | G _B 0 | | | 140 | FP26 | | 6 |
| | | | | G _B 1 | | | | 139 | FP25 | 42 | |
| | | | G _B 0 | | | | 138 | FP24 | 44 | **** | |
| | | | | Bg5 | B _B 3 | | | 137 | FP23 | | 5 |
| | | | | B _B 4 | B _B 2 | | Ī | 136 | FP22 | | 4 |
| | | B _B 3 | B _B 1 | | Ī | 135 | FP21 | | 3 | | |
| | | B _B 2 | B _B 0 | | Ī | 133 | FP20 | | 2 | | |
| | | B _B 1 | | | Ţ | 132 | FP19 | 29 | | | |
| | | | B _B 0 | _ | | . [| 131 | FP18 | 20 | | |

a. See Table on previous page for ${\rm R}_{\rm A},\,{\rm G}_{\rm A}\&\,{\rm B}_{\rm A}\,{\rm pin}$ locations.



3. Connecting and Operating the Demonstration Board

Use the following checklist when installing, connecting to, and operating the Demonstration Board.

| 3.1 | CI | necklist |
|-----|-----|--|
| | 1. | Verify the Demonstration Board is labeled "GDB7555-C-DM1-1". |
| — | 2. | If desired, to set the CL-GD7555 registers for Standby mode and Suspend mode, refer to the Cirrus Logic <i>OEMS1 User's Manual</i> and the <i>CL-GD7555 Hardware Reference Manual</i> . |
| | 3. | Verify the Demonstration Board connectors and jumper settings. (Refer to Section 2.3 through Section 2.4.) |
| | | WARNING: |
| | | The Demonstration Board voltage jumpers must be properly set before you apply power, or damage may result to the Demonstration Board or the LCD panel. |
| | 4. | Verify the switch settings for switch blocks S1, S2 and S3. (Refer to Section 2.5) |
| | 5. | If the Power Module is not already installed on the Demonstration Board, install it. (Refer to Section 2.6) |
| ▼ w | AR | NING: At Step 6 DO NOT connect the LCD panel and its connector to the Demonstration Board, or the LCD panel may be damaged. Connect the panel only after Step 10. |
| | 6. | Connect a CRT to CONN1, the CRT DB15 connector on the Demonstration Board. (When a CRT is connected, the system starts up (boots) to the CRT, even if an LCD is connected. Otherwise, when a CRT is not used, and only an LCD is used, the system boots to the LCD.) |
| | 7. | Turn on the system. |
| | 8. | Ensure that the Core Voltage is correct (3.3 V or 5 V). Measure the Core Voltage level from the Power Module. |
| | 9. | Ensure that the voltage level is correct for the LCD panel you will use. Refer to the manufacturer's data sheets or the Cirrus Logic "Panel Interface Guide" in the <i>CL-GD7555 Application Book</i> for the correct value for the panel, and then set the ADJ voltage potentiometer on the Power Module as needed. |
| | 10. | Use the Cirrus Logic utility <i>CLMODE</i> , which is provided on a diskette that comes with the Demonstration Board kit, to set the system to SimulSCAN mode and to check the power-sequencing voltage. a. If the power sequence matches that in Figure 4–1, go to the next step. b. Otherwise, if the power sequence does not match Figure 4–1, call Cirrus Logic. |
| | 11. | Use CLMODE to set the system to the CRT-only mode. |
| | 12. | To connect the LCD panel, do the following: a. For panel connection information, refer to the "Panel Interface Guide" in the CL-GD7555 Application Book. b. Connect the LCD panel to the 44-pin male connector supplied with the Demonstration Board kit. When TFT 2-pix-els-per-clock panels are used, the 16-pin TFT-panel extension connector must also be connected. See Section 2.7 for details. c. Attach the LCD panel connector(s) to CONN2, the 44-pin female connector (and CONN3 the 16-pin extension connector) on the Demonstration Board. |
| | 13. | Use CLMODE to select either SimulSCAN (for CRT and LCD) or LCD-only mode. |
| | 14. | If desired, to control various Demonstration Board features, use the Cirrus Logic utility <i>PCLREGS</i> , which is provided on diskette. |



3.2 Directions for Installing Windows 3.1 Drivers

- 1) Change Windows 3.1 display driver to 'VGA.drv'.
- 2) Install standard VGA display adapter.
- 3) Install CL-GD7555 Windows 3.1 disk.
- 4) Run 'Setup' from Program Manager within Windows 3.1.
- 5) Follow instructions in setup program.

3.3 Directions for Installing Windows '95 Drivers

- 1) Install CL-GD7555 Windows '95 disk.
- 2) Run 'Setup' from within Windows.
- 3) Follow instructions in setup program. Copy all files from disk, even if they are older files than those currently installed on the disk.
- 4) After installing all the files, Windows '95 will ask you to restart.
- 5) Restart Windows and the correct driver should be loaded.
- 6) Now you are ready to run Windows '95 with the CL-GD7555.



4. Power Up-Power Down Sequence for LCD

This section discusses the CL-GD7555 power-up and power-down sequences for the LCD. Figure 4–1 shows these sequences:




Figure 4-1. Normal Power-Up/Power-Down Sequence

▼ WARNING: FPVCC and FPVEE are used to control the switching of appropriate voltages to the LCD. They must not be used to drive the LCD directly, or damage may occur to the LCD.


NOTES:


- 1) The LCD power-up sequence begins when any of the following occur:
 - (a) When the LCD is powered on with Extension register CR80[0] transition from 0-to-1.
 - (b) When Standby or Suspend modes are terminated, and the LCD was active prior to entering the Standby or Suspend mode
 - (c) When switching from a CRT-only to LCD-only.
- 2) The LCD power-down sequence begins when any of the following occur:
 - (a) When the LCD is powered off with Extension register CR80[0] transition from 1-to-0.
 - (b) When Standby or Suspend modes are entered, and the LCD was active prior to entering the Standby or Suspend mode
 - (c) When switching from LCD-only to a CRT-only.
- For connections to specific LCDs, refer to Table 6 on page 18 and the 'Panel Interface Guide' in the CL-GD7555 Applications Book.
- 4) Use the Power Module to provide power for LCD operation. Specifically, the Power Module uses:
 - (a) FPVCC to switch the LCD VCC supply voltage
 - (b) FPVEE to switch the BIAS and CONTRAST supply voltages
 - (c) FPDECTL to switch the LCD backlight supply voltage





Appendix A


GDB7555-C-DM1-1 Demonstration Board Schematics

















 $Advance\ Application\ Note -- \ 7555-AN-3,\ v1.0$

Analog Voltage Filtering Requirements

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents information on optimizing the connections for the CL-GD7555 LCD/CRT controller, using appropriate filters.

Applicability

This document applies to the following products:

✓ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Purpose

For optimal operation, circuit designs using the CL-GD7555 controllers must provide a well-filtered VDD source to MCLK (the memory clock pin) and VCLK (the video clock pin).

2. Recommended Analog Voltage Filter Circuits

Figure 1 shows required components for an analog voltage filter circuit for the memory clock, and Figure 2 shows required components for an analog voltage filter circuit for the video clock.




Figure 1. Recommended Schematic for Analog Voltage Filter for Memory Clock




Figure 2. Recommended Schematic for Analog Voltage Filter for Video Clock

NOTES:

- MAVDD (the supply voltage to the CL-GD7555 memory clock) and VAVDD (the supply voltage to the CL-GD7555 video clock) must be connected through the filter circuits shown.
- 2) The negative side of the capacitors must be connected together and to analog ground at one point.
- 3) The filter components must be located as close to the pins of the CL-GD7555 as possible.

Advance Application Note — 7555-AN-4, v1.0

A Programmable Core-Voltage Solution

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents information on programming the CL-GD7555 LCD/CRT controller to a voltage of either 3.3 or 5 V.

Applicability

This document contains CL-GD7555 connectivity data that can be applied to user applications.

This document applies to the following products:

__ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

The CL-GD7555 supports dynamic selective switching of the Core VDD between 3.3 and 5 V. This capability allows a designer to support display modes that are possible only when the CL-GD7555 core operates at 5 V. However, for best power consumption the system can operate at 3.3 V. Since programming of the core voltage depends on the requirements of the display mode setting, the higher voltage must be used only when absolutely necessary to support a specific display mode.

This application note describes a two-part method for optimizing both performance and power consumption for the CL-GD7555. The method uses the following:

- A circuit which includes the Siliconix Si9942DY chip
- One of the three available CL-GD7555 programmable output pins, PROG[2:0], pins 129, 119, and 127 respectively, which can be programmed by Extension register bits SR2F[7:5] to select a core VDD of either 3.3 or 5 V

2. Background

The MCLK (Memory Clock) setting for the CL-GD7555 can be changed, depending on which factor is more desirable: maximizing CL-GD7555 performance or minimizing CL-GD7555 power consumption.

NOTE: Both the core VDD and analog VDD to the CL-GD7555 must always be set to the same level.

2.1 Operation with 5 V: MCLK of 80 MHz

To run the MCLK at 80 MHz, both the core VDD and analog VDD must always be set for 5 V. The MCLK must run at 80 MHz to maximize performance for the following display modes:

- CRT-only display modes:
 - 68h when horizontal frequency is 68.677 kHz
 - 6Dh when horizontal frequency is 64 kHz
 - 74h when horizontal frequency is 68.677 kHz
 - 79h when horizontal frequency is either 48.3 or 56 kHz
- Flat panel-only or SimulSCAN display mode 79h

2.2 Operation with 3.3 V: MCLK of 66 MHz

For those display modes that are less limited by bandwidth, a 66-MHz MCLK is sufficient to achieve very good performance. In this case, active power can be minimized by setting the core VDD and analog VDD to 3.3 V.



3. Circuit Description


The circuit includes a Siliconix Si9942DY dual-enhancement-mode N-channel and P-channel MOSFET (metal-oxide semiconductor field-effect transistor). This part was chosen for two reasons.

- First, it is packaged in a small, 8-pin, surface-mount-technology package.
- Second, its maximum drain current rating at 25° C is 3 A. This rating is more than enough to supply the core VDD, which typically draws less than 300 mA during 5-V operation.

3.1 Circuit Theory of Operation

As shown in Figure 1, the Si9942DY part works as follows.

- If a low signal is applied to both gate inputs of the Si9942DY, the N-Channel device is turned off, and the P-Channel device is turned on, thereby supplying 5 V to CVDD.
- If a high signal is applied to both gate inputs of the Si9942DY, the N-Channel device is turned on, and the P-Channel device is turned off, thereby supplying 3.3 V to CVDD.



Program a PROG*n* pin to: Low for the Si9942DY circuit to output a 5-V CVDD. High for the Si9942DY circuit to output a 3.3-V CVDD.

Figure 1. Diagram of Si9942DY



3.2 Circuit Design

When both gates of the circuit design shown in Figure 1 are conducting (which happens when the programmable output from PROGn is switching states), the circuit current must be limited. To limit the circuit current, a 1- Ω resistor is placed in series with the 5-V supply. When the Si9942DY is operating at 5 V, the voltage dropped across this 1- Ω resistor does not affect the operation of the Si9942DY.

When MCLK is switched to 80 MHz (that is, 12.5 ns), the DRAM used must be able to handle a 2-MCLK page-cycle time and 9-MCLK random-cycle time.

To ensure a steady power supply going to the chip, a $10-\mu F$ capacitor must be placed on the output. (Refer to Figure 2 in Section 3.4.)

3.3 Programming the Circuit

As shown in the table below, to program the core voltage value for the circuit shown in Figure 1, use one of the Extension register bits SR2F[7:5], each of which controls the logic state of a selected PROGn pin.

For a CVDD of:

Program one of the bits
in SR2FI7:51 to:

Table 1. Programming for CVDD Voltage Level

| | Orazi [7:0] to: |
|-------|-----------------|
| 3.3 V | 1 |
| 5 V | 0 |
| | |

- For the following display modes, the CL-GD7555 can be optimized for performance by programming Extension register SR2F[7:5] to a zero, which sets a selected PROGn pin to a low and delivers 5 V to the core VDD.
 - CRT-only display modes:
 - 68h when horizontal frequency is 68.677 kHz
 - · 6Dh when horizontal frequency is 64 kHz
 - 74h when horizontal frequency is 68.677 kHz
 - 79h when horizontal frequency is either 48.3 or 56 kHz
 - Flat panel-only or SimulSCAN display mode 79h
- For most display modes, the CL-GD7555 can be optimized for power consumption by programming Extension register SR2F[7:5] to a one, which sets the selected PROGn pin to a high and delivers 3.3 V to the core VDD.



3.4 Sample Circuit

As shown in the circuit in Figure 2, the 2N4401 is connected to the gate inputs of the Si9942DY. When the selected PROGn pin output is:

- Low (that is, zero volts), the gate inputs of the Si9942DY go to 12 V.
- High, the 2N4401 turns on. Consequently, the output of the 2N4401 goes low, and the gate inputs of the Si9942DY go to zero volts.

The circuit switches from 5 to 3.3 V in approximately 500 μ sec. The circuit switches from 3.3 to 5 V in approximately 100 μ sec. The switching time is limited largely by:

- The 10-μF bypass capacitors connected to the Core VDD pins.
- The value of the resistor connected to the collector of the bipolar transistor.

NOTE: To decrease the switching time, a smaller value resistor can be used, but at the expense of increased power consumption when the transistor is on.




Figure 2. Sample Circuit Schematic



State Information on Pad Control Signals

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents state information on the pad control signals of the Cirrus Logic CL-GD7555 LCD/CRT controller.

Applicability

This document applies to the following products:

✓ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application note documents each CL-GD7555 pad control signal under each of the following four conditions:

- The flat panel is in Standby mode, under software control.
- The flat panel is in Suspend mode, under hardware control.
- The flat panel is in Suspend mode, under software control.
- The flat panel is in Reset Operation.



2. Pad Control Signals and States

IMPORTANT: Some of the previous documentation for the CL-GD7555 incorrectly listed the names and numbers for the FP[35:0] pin functions. In Table 2-1, Column 1 lists the previous pin name, Column 2 lists the corrected pin name, Column 3 lists the PQFP pin number, and Column 4 lists the PBGA ball position.

Table 2-1. Corrected Pin Names

| Previous Pin Name | Corrected Pin Name | PQFP Pin Number | PBGA Ball Position |
|-------------------|--------------------|-----------------|--------------------|
| FP35 | FP17 | 176 | G17 |
| FP34 | FP16 | 175 | G20 |
| FP33 | FP15 | 174 | G19 |
| FP32 | FP14 | 173 | G18 |
| FP31 | FP13 | 172 | H17 |
| FP30 | FP12 | 170 | H19 |
| FP29 | FP11 | 169 | H18 |
| FP28 | FP10 | 168 | J17 |
| FP27 | FP9 | 167 | J20 |
| FP26 | FP8 | 166 | J19 |
| FP25 | FP7 | 164 | K17 |
| FP24 | FP6 | 163 | K20 |
| FP23 | FP5 | 162 | K19 |
| FP22 | FP4 | 161 | K18 |
| EP21 | FP3 | 160 | L17 |
| FP20 | FP2 | 159 | L20 |
| FP19 | FP1 | 158 | L19 |
| FP18 | FP0 | 157 | L18 |
| FP17 | FP35 | 150 | N19 |
| FP16 | FP34 | 149 | N18 |
| FP15 | FP33 | 148 | P17 |
| FP14 | FP32 | 147 | P20 |
| FP13 | FP31 | 146 | P19 |
| FP12 | FP30 | 145 | P18 |
| FP11 | FP29 | 144 | R17 |
| FP10 | FP28 | 143 | R20 |
| FP9 | FP27 | 141 | R18 |
| FP8 | FP26 | 140 | T17 |
| FP7 | FP25 | 139 | T20 |
| FP6 | FP24 | 138 | T19 |
| FP5 | FP23 | 137 | T18 |
| FP4 | FP22 | 136 | U19 |
| FP3 | FP21 | 135 | U20 |
| FP2 | FP20 | 133 | V18 |
| FP1 | FP19 | 132 | V19 |
| FP0 | FP18 | 131 | V20 |



For Table 2-2, which follows, note the following.

- · Pins are listed by number and ball position.
- Some pins have more than one name, to indicate that the pin has more than one function.
- Pins names (and functions) that apply only to specific CL-GD7555 products are indicated.
- The following symbols and abbreviations are used to describe pin functions under the specified conditions.
 (Pin functions are described in the CL-GD7555 Reference Manuals.)
 - # Pin function is active-low.
 - A Pin function is active.
 - H High. There are 5 volts on the pin.
 - Pin functions as an input.
 - I(A) Pin functions as an active input.
 - 1/O Pin functions as both an input and an output. (The pin function is bidirectional.)
 - I or O Pin functions as an input or an output, depending on the mode or configuration used.
 - L Low. There are 0 volts on the pin.
 - NA Not applicable.
 - Note 1 When self-refresh DRAMs are used, all CAS# and RAS# output pins are low (L) during both hardware- and software-controlled Suspend modes.
 - Note 2 An external pull-up resistor is needed for this option.
 - Note 3 When Extension register bit CR51[3] = 0, the V-Port is disabled and V-Port inputs are a 'don't care'. When Extension register bit CR51[3] = 1, the V-Port is enabled. (Before this bit is set to 1, Extension register bits CR50[2:0] must be set to '001'.)
 - O Pin functions as an output.
 - O-OD Pin functions as an output, and the output is open-drain.
 - O-TS Pin functions as an output, and the output is tristate.

The output state depends on the voltage level on the pin. When the pin receives:

- A voltage of 0 V, it functions as a low.
- A voltage of 5 V, it functions as a high.
- A voltage of more than 5 V, it functions as a high-impedance.
- SR Pin function is slow refresh.

With slow refresh, only the display memory DRAM is being refreshed.

Also, CAS# and RAS# pads output CAS#-before-RAS# refresh cycles once every 30 µsec.

S-TS Pin functions as a sustained tristate.

As defined by the PCI bus specification, a sustained tristate pin is:

An active-low tristate signal that is driven by one and only one agent at a time.

- The agent that drives a S-TS pin low must drive it high for at least one clock before letting it float.
- A new agent cannot start driving a S-TS signal any sooner than one clock after the previous agent tristates it.
- A pull-up is required to sustain the inactive state until another agent drives it, and the pull-up must be provided by the central resource.
- X Inputs to the pin are a 'don't care', as the pin signal is forced to a logical high internally.



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Quad Flat Pack Pin No. I Grid Array Ball Positi Name / Pin Function | | Standby Modes | Susper | nd Mode | State of Pin During | | |
|--------------------|--------------------------|---|------------|-------------------------|---------------------------------------|-------------------------|------------------------|--|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | | |
| 1 | B1 | No connect | 1 | N (Standby and Susp | lo Connection. Dend mode states do | not apply.) | NA | | |
| 2 | B2 | No connect | | | lo Connection. Dend mode states do | not apply.) | NA | | |
| 3 | C1 | MD18 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA10 | 0 | NA | NA NA | NA | NA | | |
| 4 | C2 | MD17 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA9 | 0 | NA | NA | NA | NA | | |
| 5 | СЗ | MD16 | 1/0 | Α | I(A) | I(A) | i | | |
| | | ROMA8 | 0 | NA | NA | NA | NA | | |
| 6 D3 | D3 | MD15 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA7 | 0 | NA | NA | NA | NA | | |
| 7 | D1 | MD14 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | • | ROMA6 | 0 | NA | NA | NA | NA | | |
| 8 | D2 | MVDD1 | (: | Pov Standby and Susp | ver/ground pin. end mode states do | not apply.) | NA NA | | |
| 9 | E3 | MD13 | 1/0 | Α | I(A) | I(A) | ı | | |
| | | ROMA5 | 0 | NA | NA | NA | NA | | |
| 10 | E2 | MD12 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA4 | 0 | NA | NA | NA | NA NA | | |
| 11 | E1 | MD11 | 1/0 | Α | I(A) | I(A) | ı | | |
| | | ROMA3 | 0 | NA | NA | NA | NA | | |
| 12 | E4 | MD10 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA2 | 0 | NA | NA | NA | NA | | |
| 13 | F3 | MD9 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA1 | 0 | NA | NA | NA | NA | | |
| 14 | F2 | MD8 | 1/0 | Α | I(A) | I(A) | 1 | | |
| | | ROMA0 | 0 | NA | NA | NA NA | NA | | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| ı | Plastic Bal | Quad Flat Pack Pin No. / Il Grid Array Ball Position Name / Pin Function | 1/ | Standby Modes | Susper | Suspend Mode | |
|--------------------|--------------------------|--|------------|-------------------------|---------------------------------------|-------------------------|------------------------------|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | During Reset Operation |
| . 15 | F1 | WE1# | 0 | Α | Н | н | н |
| | | CAS1# (See note 1 on page 5.) | 0 | Α | SR | SR | Н |
| 16 | F4 | WE0# | 0 | Α | н | Н | Н |
| | | CAS0# (See note 1 on page 5.) | 0 | А | SR | SR | Н |
| 17 | G3 | MD7 | 1/0 | A | I(A) | i(A) | ı |
| | | ROMD7 | | NA | NA | NA NA | NA |
| 18 | G2 | MD6 | 1/0 | Α | I(A) | I(A) | 1 |
| | | ROMD5 | 1 | NA | NA | NA | NA |
| 19 | G1 | MD5 | 1/0 | Α | I(A) | I(A) | 1 |
| | | ROMD5 | ı | NA | NA NA | NA | NA |
| 20 | G4 | MD4 | 1/0 | Α | I(A) | I(A) | 1 |
| | | ROMD4 | 1 | NA | NA | NA | NA NA |
| 21 | НЗ | MD3 | 1/0 | Α | I(A) | I(A) | |
| | | ROMD3 | 1 | NA | NA | NA | NA NA |
| 22 | H2 | MD2 | 1/0 | Α | I(A) | I(A) | <u> </u> |
| | | ROMD2 | 1 | NA | NA | NA | NA NA |
| 23 | H1 | MD1 | 1/0 | Α | I(A) | I(A) | 1 |
| | | ROMD1 | ı | NA | NA | NA | NA NA |
| 24 | H4 | MD0 | 1/0 | A | I(A) | I(A) | <u> </u> |
| | ļ | ROMD0 | 1 | NA . | NA | NA | NA |
| 25 | J3 | VSS1 | (5 | Pov Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA |
| 26 | J2 | AD31 | 1/0 | Α | i | Α | 1 |
| 27 | J1 | AD30 | 1/0 | Α | 1 | Α | 1 |
| 28 | J4 | AD29 | 1/0 | Α | ı | A | 1 |
| 29 | КЗ | AD28 | 1/0 | A | ı | Α | <u> </u> |
| 30 | K2 | AD27 | 1/0 | Α | | Α | - <u> </u> |
| 31 | K1 | AD26 | 1/0 | A | ı | Α | · |
| 32 | K4 | AD25 | 1/0 | Α | ı | Α | 1 |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Quad Flat Pack Pin No. / I Grid Array Ball Positio Name / Pin Function | | Standby Modes | Suspe | nd Mode | State of Pin During | |
|--------------------|--------------------------|--|------------|---|---|---|------------------------|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | |
| 33 | L3 | AD24 | 1/0 | А | 1 | Α | | |
| 34 | L2 | AD23 | 1/0 | A | ı | A | ı | |
| 35 | L1 | AD22 | VO | Α | 1 | A | 1 | |
| 36 | L4 | BVDD2 | | Po (Standby and Sus | ower/ground pin. pend mode states de | o not apply.) | NA . | |
| 37 | МЗ | AD21 | 1/0 | Α | ı | A | ı | |
| 38 | M2 | AD20 | 1/0 | A | 1 | A | ı | |
| 39 | M1 | AD19 | 1/0 | Α | 1 | A | ı | |
| 40 | M4 | AD18 | 1/0 | Α | 1 | Α | 1 | |
| 41 | N3 | AD17 | 1/0 | Α | 1 | Α | i | |
| 42 | N2 | AD16 | 1/0 | A | ı | Α | ı | |
| 43 | N1 | INTR# | O-TS | Α | TS | A | TS | |
| 44 | N4 | CVDD1 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | |
| 45 | P3 | STOP# | S-TS | Α | TS | А | TS | |
| 46 | P2 | PAR | 1/0 | Α | TS | A | NA | |
| 47 | P1 | DEVESEL# | S-TS | Α | TS | А | TS | |
| 48 | P4 | TRDY# | S-TS | Α | TS | А | TS | |
| 49 | R3 | VSS2 | (5 | Po Standby and Susp | wer/ground pin. pend mode states do | not apply.) | NA | |
| 50 | R2 | CLK | ı | Α | Х | Α | 1 | |
| 51 | R1 | IRDY# | 1 | Α | х | Α | <u> </u> | |
| 52 | R4 | FRAME# | 1 | Α | Х | A | 1 | |
| 53 | ТЗ | IDSEL | ı | Α | х | A | 1 | |
| 54 | T2 | OSC (See note 2 on page 5.) | I | Α | For Suspend mo care' if external 32- | de, pad is 'don't kHz clock is used. | l | |
| | | XVCLK | ı | Α | For Suspend mo care' if external 32- | de, pad is 'don't kHz clock is used. | NA | |
| 55 | T1 | RST# | ı | Α | А | Α | I | |
| 56 | T4 | SUSPI | 1 | Α | А | A | NA | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position Pin Name / Pin Function | | Plastic Ball Grid Array Ball Position / Standby Suspe | | Susper | nd Mode | State of Pin During | | | | |
|--|--------------------------|---|------------|---|---------------------------------------|-------------------------|--------------------|--|--|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | | | |
| 57 | U3 | CLK32K | ı | A | A | A | A | | | |
| | | SUSPT# | 0 | A | A | A | NA NA | | | |
| 58 | U2 | C/BE3# | 1 | Α | х | Α | 1 | | | |
| 59 | U1 | C/BE2# | 1 | Α | х | A | | | | |
| 60 | U4 | C/BE1# | 1 | Α | х | A | | | | |
| 61 | V2 | C/BE0# | ı | Α | Х | A | | | | |
| 62 | V1 | No connect | | | o Connection. eend mode states do | not apply.) | NA | | | |
| 63 | Y1 | ACT1 | ı | Α | Х | х | 1 | | | |
| 64 | W1 | VSS3 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | | | |
| 65 | Y2 | No connect | (| No Connection. (Standby and Suspend mode states do not apply.) | | | | | | |
| 66 | W2 | No connect | (| No Standby and Susp | o Connection. end mode states do | not apply.) | NA NA | | | |
| 67 | Y3 | AD15 | 1/0 | Α | ı | A | ı | | | |
| 68 | W3 | AD14 | 1/0 | Α | 1 | A | ı | | | |
| 69 | V3 | AD13 | 1/0 | А | 1 | Α | ı | | | |
| 70 | V4 | AD12 | 1/0 | Α | 1 , | А | 1 | | | |
| 71 | Y4 | AD11 | 1/0 | Α | 1 | A | i | | | |
| 72 | W4 | AD10 | I/O | Α | I | Α | 1 | | | |
| 73 | V5 | AD9 | 1/0 | Α | 1 | Α | 1 | | | |
| 74 | W5 | AD8 | 1/0 | Α | ı | A | 1 | | | |
| 75 | Y5 | AD7 | 1/0 | Α | 1 | Α | 1 | | | |
| 76 | U5 | AD6 | I/O | Α | ı | Α | 1 | | | |
| 77 | V6 | BVDD1 | (5 | Pow Standby and Suspe | ver/ground pin. end mode states do | not apply.) | NA | | | |
| 78 | W6 | AD5 | 1/0 | | | | | | | |
| 79 | Y6 | AD4 | 1/0 | A | ı | Α | ı | | | |
| 80 | U6 | AD3 | 1/0 | Α | ı | Α | l | | | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Quad Flat Pack Pin No. / I Grid Array Ball Position Name / Pin Function | n / | Standby Modes | Suspen | nd Mode | State of Pin |
|--------------------|--------------------------|---|------------|--------------------------|---------------------------------------|-------------------------|--------------------|
| PQFP Pin No. | PBGA Ball Position | Pin Name | in/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation |
| 81 | V7 | AD2 | 1/0 | A | 1 | Α | ı |
| 82 | - W7 | CVDD2 | | | wer/ground pin. end mode states do | not apply.) | NA |
| 83 | Y7 | AD1 | 1/0 | Α | ı | Α | |
| 84 | U7 | AD0 | 1/0 | Α | 1 | A | i |
| 85 | V8 | VSS4 | (| Pov Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA |
| 86 | W8 | VPC0 (See note 3 on page 5.) | 1 | Α | X | Х | × |
| 87 | Y8 | VPC1 (See note 3 on page 5.) | 1 | Α | Х | X | × |
| 88 | U8 | VPC2 (See note 3 on page 5.) | ı | Α | Х | Х | × |
| 89 | V9 | VPC3 (See note 3 on page 5.) | ı | Α | Х | Х | x |
| 90 | W9 | VPC4 (See note 3 on page 5.) | ı | Α | Х | Х | х |
| 91 | Y9 | VPC5 (See note 3 on page 5.) | ı | Α | Х | Х | х |
| 92 | U9 | VPC6 (See note 3 on page 5.) | ı | Α | Х | Х | Х |
| 93 | V10 | VPC7 (See note 3 on page 5.) | ī | Α | х | Х | X |
| 94 | W10 | VPY0 (See note 3 on page 5.) | 1 | Α | х | Х | х |
| 95 | Y10 | VPY1 (See note 3 on page 5.) | | Α | x | Х | X |
| 96 | U10 | VPY2 (See note 3 on page 5.) | 1 | Α | Х | Х | X |
| 97 | V11 | VPY3 (See note 3 on page 5.) | 1 | Α | х | Х | Х |
| 98 | W11 | DDCC | O-OD | Α | Н | Н | X |
| | | VCLK0 | O-OD | Α | Н | Н | X |
| 99 | Y11 | VSS5 | (5 | Pow Standby and Suspe | er/ground pin. | not apply.) | NA |
| 100 | U11 | VPY4 (See note 3 on page 5.) | 1 | Α | Х | Х | × |
| 101 | V12 | VPY5 (See note 3 on page 5.) | ı | A | × | х | x |
| 102 | . W12 | VPY6 (See note 3 on page 5.) | ı | Α | х | Х | Х |
| 103 | Y12 | VPY7 (See note 3 on page 5.) | 1 | Α | х | X | Х |
| 104 | U12 | DDCD | 0-OD | Α | н | н | X |
| 105 | V13 | VAVDD | (5 | Pow Standby and Suspe | er/ground pin. end mode states do | not apply.) | NA |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Plastic Quad Flat Pack Pin No. / astic Ball Grid Array Ball Position / Pin Name / Pin Function Standby Modes Suspend Mode | | State of Pin | | | | | | |
|--------------------|--------------------------|---|---|---|---|-------------------------|--------------------|--|--|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | | | |
| 106 | W13 | HREFI (See note 3 on page 5.) | ı | А | x | Х | × | | | |
| 107 | Y13 | VAVSS | | Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | | | |
| 108 | U13 | VACTI (See note 3 on page 5.) | 1 | A | × | х | Х | | | |
| 109 | V14 | DACVDD1 | | | wer/ground pin. pend mode states do | not apply.) | NA NA | | | |
| , 110 | W14 | VSI (See note 3 on page 5.) | i | A | Х | х | x | | | |
| 111 | Y14 | VPCLKI (See note 3 on page 5.) | 1 | Α | Х | х | х | | | |
| 112 | U14 | HSYNC | O When External/General register MISC[6] is: 0, HSYNC is active low. 1, HSYNC is active high. | | | | L | | | |
| 113 | V15 | DACVSS1 | Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | NA | | | |
| 114 | W15 | VSYNC | O When External/General register MISC[7] is: 0, VSYNC is active low. 1, VSYNC is active high. | | | | L | | | |
| 115 | Y15 | VREF | | | Analog pin. end mode states do | not apply.) | NA | | | |
| 116 | U15 | IREF | | | Analog pin. end mode states do | not apply.) | NA | | | |
| 117 | V16 | CRTVDD | (| | ver/ground pin. end mode states do | not apply.) | NA | | | |
| 118 | W16 | No connect | (| | Connection. end mode states do | not apply.) | NA | | | |
| 119 | Y16 | PROG1 | 0 | • 0, the vo | register bit SR2F[6] oftage level on this politage level on this p | in is high. | L | | | |
| | | TWR# | 1 | Α | Α | Α | NA | | | |
| 120 | U16 | BLUE | (| | Analog pin. end mode states do | not apply.) | NA | | | |
| 121 | V17 | GREEN | (| Standby and Suspe | Analog pin. end mode states do | not apply.) | NA | | | |
| 122 | W17 | RED | (| Standby and Suspe | Analog pin. end mode states do | not apply.) | NA | | | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Quad Flat Pack Pin No. I Grid Array Ball Positi Name / Pin Function | | Standby Modes | Susper | nd Mode | State of Pin | | | |
|--------------------|--------------------------|---|------------|---|---------------------------------------|-------------------------|--------------------|--|--|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | | | |
| 123 | Y17 | FPVEE | 0 | L | Ĺ | L | | | | |
| 124 | · U17 | FPDECTL | 0 | L | L | L | L | | | |
| 125 | W18 | FPVCC | 0 | L | L | L | | | | |
| 126 | Y18 | No connect | | | lo Connection. Dend mode states do | not apply.) | NA | | | |
| 127 | Y20 | PROG0 | 0 | | | | | | | |
| 128 | Y19 | VSS6 | | Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | | | |
| 129 | W20 | PROG2 | 0 | O When Extension register bit SR2F[6] is: 0, the voltage level on this pin is high. 1, the voltage level on this pin is low. | | | | | | |
| 130 | W19 | No connect | | No Connection. (Standby and Suspend mode states do not apply.) | | | | | | |
| 131 | V20 | FP18 | 0 | L | L | L | L | | | |
| 132 | V19 | FP19 | 0 | L | L | L | L | | | |
| 133 | V18 | FP20 | 0 | L | L | L | L | | | |
| 134 | U18 | DACVDD2 | (| Pov Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA NA | | | |
| 135 | U20 | FP21 | 0 | L | L | L | | | | |
| 136 | Ú19 | FP22 | 0 | L | L | L | L | | | |
| 137 | T18 | FP23 | 0 | L | L | L | L. | | | |
| 138 | T19 | FP24 | 0 | L | L | L | L | | | |
| 139 | T20 | FP25 | 0 | L | L | L | L | | | |
| 140 | T17 | FP26 | 0 | L | L | L | L | | | |
| 141 | R18 | FP27 | 0 | L | L | L | L | | | |
| 142 | R19 | DACVSS2 | (3 | Pow Standby and Suspe | ver/ground pin. end mode states do | not apply.) | NA | | | |
| 143 | R20 | FP28 | 0 | L | L | L | L | | | |
| 144 | R17 | FP29 | 0 | L | L | L | L | | | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position Pin Name / Pin Function | | Array Ball Position / Standby | | Suspend Mode | | State of Pin | |
|--------------------|--|----------|-------------------------------|---|---------------------------------------|-------------------------|--------------------|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | in/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | |
| 145 | P18 | FP30 | 0 | L | L | L | L | |
| 146 | P19 | FP31 | 0 | L | L | L | L | |
| 147 | P20 | FP32 | 0 | L | L | L | L | |
| 148 | P17 | FP33 | 0 | L | L | L | L | |
| 149 | N18 | FP34 | 0 | L | L | L | L | |
| 150 | N19 | FP35 | 0 | L | L | L | L | |
| 151 | N20 | FPVDD2 | | Por (Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA | |
| 152 | N17 | FPDE | 0 | L | L | L | L | |
| 153 | M18 | LLCLK | 0 | L | L | L | L | |
| 154 | M19 | VSS7 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | |
| 155 | M20 | FPVDCLK | 0 | L | L | L | L | |
| 156 | M17 | LFS | 0 | L | L | L | L | |
| ¹ 157 | L18 | FP0 | 0 | L | L | L | L | |
| 158 | L19 | FP1 | 0 | L | L | <u>L</u> | L | |
| 159 | L20 | FP2 | 0 | L | L | | L | |
| 160 | L17 | FP3 | 0 | L | L | L | L | |
| 161 | K18 | FP4 | 0 | L | L | L | L | |
| 162 | K19 | FP5 | 0 | L | L | L | L | |
| 163 | K20 | FP6 | 0 | L | L | L | L | |
| 164 | K17 | FP7 | 0 | L | L | L | L | |
| 165 | J18 | FPVDD1 | (5 | Pow Standby and Suspe | ver/ground pin. end mode states do | not apply.) | NA | |
| 166 | J19 | FP8 | 0 | L | Ļ | L | L | |
| 167 | J20 | FP9 | 0 | L | L | L | L | |
| 168 | J17 | FP10 | 0 | L | L | L | L | |
| 169 | H18 | FP11 | 0 | L | L | L | | |
| 170 | H19 | FP12 | 0 | L | L | L | L | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Bal | Quad Flat Pack Pin No. / Il Grid Array Ball Positior Name / Pin Function | n/ | Standby Modes | Suspei | nd Mode | State of Pin During | |
|--------------------|--------------------------|--|------------|---|---------------------------------------|-------------------------|------------------------|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | in/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | |
| 171 | H20 | VSS8 | | Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | |
| 172 | H17 | FP13 | 0 | L | L | L | L | |
| 173 | G18 | FP14 | 0 | L | L | L | L | |
| 174 | G19 | FP15 | 0 | L | L | L | L, | |
| 175 | G20 | FP16 | 0 | L | L | L | L | |
| 176 | G17 | FP17 | 0 | L | L | L | L | |
| 177 | F18 | VSS9 | | Pov Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA | |
| 178 | F19 | MD63 | 1/0 | А | I(A) | I(A) | 1 | |
| 179 | F20 | MD62 | 1/0 | Α | I(A) | I(A) | | |
| 180 | F17 | MD61 | 1/0 | Α | I(A) | I(A) | 1 | |
| 181 | E18 | MD60 | 1/0 | Α | I(A) | I(A) | 1 | |
| 182 | E19 | MD59 | 1/0 | Α | I(A) | I(A) | 1 | |
| 183 | E20 | MD58 | 1/0 | A | i(A) | I(A) | 1 | |
| 184 | E17 | MD57 | 1/0 | A | i(A) | I(A) | ı | |
| 185 | D18 | MD56 | 1/0 | A | I(A) | I(A) | ı | |
| 186 | D19 | MD55 | 1/0 | A | I(A) | I(A) | | |
| 187 | D20 | MD54 | 1/0 | Α | I(A) | I(A) | 1 | |
| 188 | D17 | WE7# | 0 | Α | Н " | н | Н | |
| | | CAS7# (See note 1 on page 5.) | 0 | Α | SR | SR | Н | |
| 189 | C19 | WE6# | 0 | Α | Н | н | н | |
| | [| CAS6# (See note 1 on page 5.) | 0 | Α | SR | SR | Н | |
| 190 | C20 | No connect | (5 | No Standby and Suspe | Connection. and mode states do | | NA | |
| 191 | A20 | No connect | (5 | | Connection. and mode states do | not apply.) | NA | |
| 192 | B20 | VSS10 | (5 | Power/ground pin. (Standby and Suspend mode states do not apply.) | | | | |
| 193 | A19 | MA9 | 0 | A | L or H | L or H | L | |
| 194 | B19 | RAS1# (See note 1 on page 5.) | 0 | Α | SR | SR | Н | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| F | Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position Pin Name / Pin Function | | n/ | Standby Modes | Suspe | nd Mode | State of Pin During |
|--------------------|--|-------------------------------|------------|-------------------------|--|-------------------------|------------------------|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation |
| 195 | A18 | MD53 | 1/0 | A | I(A) | i(A) | 1 |
| 196 | B18 | MD52 | 1/0 | A | I(A) | I(A) | ı |
| 197 | C18 | MD51 | 1/0 | Α | I(A) | I(A) | 1 |
| 198 | C17 | MD50 | 1/0 | А | I(A) | I(A) | 1 |
| 199 | A17 | MD49 | 1/0 | A | I(A) | I(A) | i |
| 200 | 817 | MVDD3 | | Po (Standby and Susp | wer/ground pin. pend mode states do | o not apply.) | NA |
| 201 | C16 | MD48 | 1/0 | A | I(A) | i(A) | |
| 202 | B16 | MD47 | 1/0 | Α | i(A) | I(A) | 1 |
| 203 | A16 | MD46 | 1/0 | A | I(A) | I(A) | l |
| 204 | D16 | MD45 | 1/0 | Α | I(A) | I(A) | 1 |
| 205 | C15 | MD44 | 1/0 | Α | I(A) | I(A) | ı |
| 206 | B15 | MD43 | 1/0 | Α | I(A) | I(A) | 1 |
| 207 | A15 | WE5# | 0 | Α | Н | Н | Н |
| | | CAS5# (See note 1 on page 5.) | . 0 | A | SR | SR | Н |
| 208 | D15 | WE4# | 0 | Α | н | Н | Н |
| | | CAS4# (See note 1 on page 5.) | 0 | Α | SR | SR | Н |
| 209 | C14 | MD42 | 1/0 | Α | I(A) | I(A) | 1 |
| 210 | B14 | MD41 | 1/0 | Α | I(A) | I(A) | ı |
| 211 | A14 | MD40 | 1/0 | А | I(A) | I(A) | NA |
| | | RIOPU | ı | NA | NA | NA | CD |
| 212 | D14 | MD39 | 1/0 | А | I(A) | I(A) | ı |
| 213 | C13 | MD38 | 1/0 | Α | i(A) | I(A) | 1 |
| 214 | B13 | MD37 | 1/0 | Α | I(A) | I(A) | 1 |
| 215 | A13 | MD36 | 1/0 | Α | I(A) | I(A) | ı |
| 216 | D13 | MD35 | 1/0 | Α | I(A) | I(A) | ı |
| 217 | C12 | MD34 | 1/0 | Α | I(A) | 1(A) | NA |
| | | MMIOPU | 1 | NA | NA | NA | CD |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position / Pin Name / Pin Function | | | 1/ | Standby Modes | Suspend Mode | | State of Pin | |
|--|--------------------------|-------------------------------|------------|---|--|-------------------------|--------------------|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | |
| 218 | B12 | MD33 | 1/0 | A | I(A) | I(A) | NA | |
| | | TMPU | 1 | NA | NA | NA | CD | |
| 219 | A12 | MD32 | 1/0 | A | I(A) | I(A) | | |
| 220 | D12 | VSS11 | | Po (Standby and Susp | wer/ground pin. pend mode states do | not apply.) | NA . | |
| 221 | C11 | MA8 | 0 | A | L or H | L or H | L | |
| 222 | B11 | MA7 | 0 | Α | L or H | L or H | L | |
| 223 | A11 | MA6 | 0 | Α | LorH | LorH | L | |
| 224 | D11 | MA5 | 0 | Α | LorH | L or H | L | |
| 225 | C10 | MA4 | 0 | А | L or H | L or H | L | |
| 226 | B10 | CAS# (See note 1 on page 5.) | 0 | Α | SR | SR | Н | |
| | | WE# | 0 | Α | Н . | н | Н | |
| 227 | A10 | MVDD2 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | NA | |
| 228 | D10 | RAS0# (See note 1 on page 5.) | 0 | A | SR | SR | Н | |
| 229 | C9 | маз | 0 | Α | LorH | L or H | L | |
| 230 | В9 | MA2 | 0 | Α | LorH | L or H | L | |
| 231 | A 9 | MA1 | 0 | Α | LorH | L or H | L | |
| 232 | D9 | MAO | 0 | Α | LorH | L or H | L | |
| 233 | C8 | VSS12 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | NA | |
| 234 | B8 | MD31 | 1/0 | А | !(A) | I(A) | NA | |
| | | BIOSPU | 1 | NA | NA | NA | CD | |
| 235 | A8 | MD30 | 1/0 | Α | I(A) | I(A) | NA | |
| | | ROM32KPU | 1 | NA | NA | NA | CD | |
| 236 | D8 | MD29 | 1/0 | Α | I(A) | !(A) | NA | |
| XCLKP | | XCLKPU | - | NA | NA | NA NA | CD | |
| 237 | C7 | MD28 | 1/0 | TS | I(A) | I(A) | NA | |
| | [| INTPU | 1 | NA | NA NA | NA NA | CD | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position Pin Name / Pin Function | | | / Standby Modes | | Suspend Mode | | State of Pin | |
|--|--------------------------|-------------------------------|--|---|--|-------------------------|--------------------|--|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation | |
| 238 | B7 | MD27 | 1/0 | А | I(A) | I(A) | NA | |
| | | SCANPU | 1 | NA | NA | NA | CD | |
| 239 | A7 | CVDD3 | | Por (Standby and Susp | wer/ground pin. end mode states do | not apply.) | NA | |
| 240 | D7 | MD26 | 1/0 | А | I(A) | I(A) | 1 | |
| 241 | C6 | MD25 | 1/0 | Α | I(A) | I(A) | NA | |
| | | SW2PU | | | ull-up resistor. end mode states do | not apply.) | CD | |
| 242 | В6 | MD24 | 1/0 | A | I(A) | I(A) | NA | |
| | | SW1PU | | Pull-up resistor. (Standby and Suspend mode states do not apply.) | | | CD | |
| ²⁴³ | A6 | WE3# | 0 | A | Н | Н | н | |
| _ | | CAS3# (See note 1 on page 5.) | 0 | А | SR | SR | Н | |
| 244 | D6 | WE2# | 0 | Α | Н | Н | Н | |
| | | CAS2# (See note 1 on page 5.) | 0 | Α | SR | SR | Н | |
| 245 | C5 | MD23 | 1/0 | Α | I(A) | I(A) | Ī | |
| | | ROMA15 | 0 | NA | NA | NA | NA | |
| 246 | B5 | MD22 | 1/0 | A | I(A) | I(A) | ı | |
| | | ROMA14 | 0 | NA | NA | NA | NA | |
| 247 | A5 | MD21 | 1/0 | Α | I(A) | I(A) | 1 | |
| | | ROMA13 | 0 | NA | NA | NA | NA | |
| 248 | D5 | MD20 | 1/0 | Α | I(A) | I(A) | 1 | |
| | | ROMA12 | 0 | NA | NA | NA | NA NA | |
| 249 | C4 | MD19 | 1/0 | Α | I(A) | I(A) | 1 | |
| | | ROMA11 | 0 | NA | NA | NA | NA | |
| 250 | В4 | MAVDD | Power/ground pin (Standby and Suspend mode states do not apply.) | | | NA | | |
| 251 | A4 | MCLK | 10 | Α | TS | Н | NA | |
| | | XMCLK | 1 | A | Α | Α | NA | |
| | | SWO | ı | А | Α | Α | NA | |



Table 2-2. CL-GD7555 Pad Control Signals, under Corresponding Mode Conditions

| Plastic Quad Flat Pack Pin No. / Plastic Ball Grid Array Ball Position / Pin Name / Pin Function | | | Standby Modes | Suspend Mode | | State of Pin During | |
|--|--------------------------|------------|------------------|---|-------------------------|-------------------------|--------------------|
| PQFP Pin No. | PBGA Ball Position | Pin Name | In/ Out | Software- Controlled | Hardware- Controlled | Software- Controlled | Reset Operation |
| 252 | D4 | MAVSS | , | Power/ground pin (Standby and Suspend mode states do not apply.) | | | NA NA |
| 253 | B3 | EPROM# | 0 | O NA NA NA | | NA | |
| 254 | А3 | No connect | (| No connection. (Standby and Suspend mode states do not apply.) | | | NA |
| 255 | A1 | OE# | 0 | Α | Н | Н | Н н |
| 256 | A2 | VSS13 | (| Power/ground pin. (Standby and Suspend mode states do not apply.) | | | NA NA |

Advance Application Note — 7555-AN-9, v1.0

Designing with Display Data Channel DDC2B

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents information on designing with Display Data Channel DDC2, (level 2B) for the PCI bus that is used with the CL-GD7555 LCD/CRT controller.

Applicability

This document applies to the following products:

_
_✓_CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application note discusses how Cirrus Logic recommends that its CL-GD7555 chips be configured to support the VESA (Video Electronics Standards Association) DDC2B (Display Data Channel, level 2B) specification. This specification defines a serial communication channel between a computer display device and a host CPU system. Based on the I²C protocol, the DDC2B channel uses two signals: one is for a clock signal and the other is for data.

The DDC2B channel can be used to carry both configuration information for optimum use of the display device and additional control information for the display device. This same DDC2B serial communication channel can be used to program video decoder devices such as the CL-PX4072 NTSC/PAL decoder.

2. DDC2B Board Designs

This section discusses how to design a board to support DDC2B. The CL-GD7555 pins that are used to carry signals for DDC2B are DDCC pin (pin 98) and DDCD pin (pin 104). When Extension register bit SR23[4] is programmed to 0:

- The DDCC pin either drives a clock signal to pin 15 of the 15-pin VGA connector, or it receives a clock signal from pin 15.
- The DDCD pin drives a data signal to pin 12 of the VGA connector, or it receives a data signal from pin 12.

2.1 Board Design 1: Supporting DDC2B Only

Both the DDCC and DDCD pins are open-drain outputs and require a pull-up resistor to support DDC2B. On the Cirrus Logic PCI Bus Demonstration Board, each pin is pulled up to the CRTVDD power pin with a 6.8-k Ω resistor.

Extension register SR8 is used to control and monitor the status of these two pins as shown in Table 1.

Table 1. Extension Register SR8 Bits Used for DDC2B Support

| Extension Register SR8 Bits | Usage |
|--------------------------------|---------------------|
| 7 | DDCD status |
| 2 | DDCC status |
| 1 | DDCD output control |
| 0 | DDCC output control |



2.2 Board Design 2: Supporting DDC2B and Video Decoders with I²C Interface

In addition to supporting DDC2B, the DDCC pins and DDCD pins can be used to program video decoder devices that support the $\rm I^2C$ interface.

For example, the DCC Level 2B logic can be used to relay commands from the host CPU to I^2 C devices, such as the Cirrus Logic CL-PX4072 multi-standard NTSC/PAL TV decoder.

However, some CRT monitors do not implement DDC2B correctly. When those CRT monitors are connected, the serial communication from the CL-GD7555 to the video decoder device can have interference. To avoid such interference, use an analog multiplexer to isolate the channel between the CL-GD7555 and the video decoder device from the channel between the CL-GD7555 and the CRT monitor.




Figure 1. Implementing DDC2B to Avoid Interference Between Channels

3. BIOS Support

The CL-GD7555 VGA BIOS supports the DDC2B specification. Two extended function calls are supported: One is to inquire the capability of the monitor and the other to read the Extended Display Identification (EDID). Refer to "The CL-GD VGA BIOS External Function Specification" for more detail.

Advance Application Note — 7555-AN-10, v1.0

V-Port™ Implementation

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents information on video control and data connections to the CL-GD7555 LCD/CRT controller.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

✓ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

describes a potential application of Cirrus Logic Inc. integrated circuits. No warra

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Table of Contents

| Se | Section | | | | | |
|----|---|----|--|--|--|--|
| 1. | Introduction | 3 | | | | |
| 2. | V-Port Requirements | | | | | |
| | 2.1 Requirement 1: 16-bits/pixel Video Data Color Space Format | | | | | |
| | 2.2 Requirement 2: HREFI Pin Connection | | | | | |
| | 2.3 Requirement 3: Use of 5-V CRTVDD | 3 | | | | |
| 3. | V-Port Operation | 4 | | | | |
| | 3.1 V-Port Width | | | | | |
| | 3.2 V-Port Signal Definitions | | | | | |
| | 3.3 V-Port Implementation | | | | | |
| | 3.3.1 V-Port Mode 1: Data Latched on VPCLKI Falling Edge | | | | | |
| | 3.3.2 V-Port Mode 2: Data Latched on VPCLKI Rising Edge | | | | | |
| | 3.3.3 V-Port Pinouts | | | | | |
| | 3.4 V-Port Timing Diagrams | | | | | |
| 4. | PC Card Multimedia Implementation Using V-Port | 9 | | | | |
| | 4.1 ByPass Mode (Video Only) | | | | | |
| | 4.2 Using More than One PC Card that Is Compliant with the ZV-Port Standard | | | | | |
| | Appendix A | 13 | | | | |



1. Introduction

This application note details the operation of the V-Port feature of the Cirrus Logic CL-GD7555 controller. The V-Port is a subset of the ZV-Port standard, in that V-Port handles only video data (and not audio data), while the ZV-Port standard handles both video and audio.

NOTE: Since May, 1995, ZV-Port standardization is endorsed by the PCMCIA (Personal Computer Memory Card Industry Association) and its Japanese counterpart, JEIDA (Japanese Electronics Industry Development Association).

This application note describes several implementations of the V-Port including:

- A direct connection of the CL-GD7555 V-Port to an on-board video decoder that provides either live or playback video from a video source. (Refer to Section 3.3.)
- A CL-GD7555 motherboard implementation that is compatible with the ZV-Port standard and that uses the CL-GD7555 V-Port with the Cirrus Logic CL-GD6729 Host Adapter chip. In this implementation, the V-Port is connected to the PC Card bus between the CL-GD6729 and the PC Card socket. (Refer to Section 4.1.)
- A combination of the above connections, in which the V-Port is connected to both an on-board video source as well as to a PC Card bus. (Refer to Section 4.2.)

2. V-Port Requirements

This section outlines requirements for using the CL-GD7555 V-Port feature.

2.1 Requirement 1: 16-bits/pixel Video Data Color Space Format

The incoming video data to the CL-GD7555 V-Port must be in one of the following 16-bits/pixel color space formats:

- 4:2:2 YUV, equivalent to 16M-color RGB quality
- RGB 5-5-5, displaying 32K colors

2.2 Requirement 2: HREFI Pin Connection

The CL-GD7555 VACTI signal is a signal that indicates that video data are valid. However, the ZV-Port standard does not specify the CL-GD7555 VACTI signal. As a result, when the CL-GD7555 is used on a motherboard that is to be ZV-Port compatible, the CL-GD7555 HREFI pin and VACTI pin must be connected.

To use the downscaling feature of the CL-GD7555 V-Port, HREFI and VACTI must be the same polarity, which is active high.

2.3 Requirement 3: Use of 5-V CRTVDD

Power to the CL-GD7555 V-Port pads are supplied from FPVDD[2:1] (Flat Panel VDD) and BVDD[2:1] (Bus VDD). To set FPVDD and BVDD to either 3.3 V or 5 V, regardless of the voltage of the incoming video data signal, CRTVDD must be set to 5 V.

When the power supply to the V-Port is set to 3.3 V, and the incoming video signal is 5 V, damage to the V-Port pads can occur. By setting CRTVDD to 5 V, the CL-GD7555 V-Port pads become 5-V tolerant, even when either FPVDD[2:1], or BVDD[2:1], or both are 3.3 V.



3. V-Port Operation

During the V-Port operation, video data are transferred directly from the V-Port to the MotionVideo Memory area in the display memory for storage. Video data coming in through the V-Port can be accepted at the video source rate, which is approximately 13.5 MHz. The data are then either stored directly in the display memory or stored in a compressed form in the display memory. As a result, the data can be simultaneously read out of the display memory and displayed at the VCLK display clock rate, with real-time decompression (as required). This decoupling of the video storage and video playback clock rates allows more flexible design options.

The V-Port allows a total video/graphics solution that can be quite cost-effective since it eliminates the need for an external video windowing controller and an external video frame buffer. Instead, video data can be directly fed into either an 8-bit or a 16-bit V-Port from an external video source. In addition, the V-Port can be configured to interface with various external devices in various modes, as described in the sections that follow.

Examples of V-Port video data input sources include the following, both of which provide 16-bit data in a color space format:

- An MPEG decoder
- An NTSC/PAL decoder

The V-Port data path contains:

- A YUV-to-RGB converter that, at display time, converts data that is compatible with the CCIR 601 YUV specification to the RGB 8-8-8 format.
- An optional color space format converter that, at display time, converts data that is in a format compatible
 with the CCIR 601 YUV specification to AccuPak, a proprietary 2x compressed format from Cirrus Logic.
 After converting the data, the CL-GD7548 stores the data in display memory, then sends the data to the
 MotionVideo Data path, and at display time decompresses the AccuPak-format data for subsequent display.

3.1 V-Port Width

The 16-bit-wide V-Port interface was designed to use minimal external logic when interfacing to other NTSC/PAL decoders or MPEG decoders. The CL-GD7555 V-Port can accept data in several different formats (such as interlaced, non-interlaced, and so forth).



3.2 V-Port Signal Definitions

This section describes the V-Port signal definitions, which are compatible with the proposed ZV-Port standard interface. The ZV-Port has the following signals:

V-Port™ Video Data Input: Signal Definitions

- VPCLKI (V-Port clock input)
 - This signal is used to clock valid pixel data into the CL-GD7555. The data transfer rate varies according
 to the type of data format that is used by the external video decoder.
 - One VPCLKI is generated for each 16-bit pixel, whether the video data is scaled or not, during both display time and non-display time. VPCLKI is active during the entire vertical refresh interval.
 - VPCLKI is free-running at up to 20.25 MHz. The trailing edge of VPCLKI is used to clock the data into the CL-GD7555. The VACTI input, which comes from an external decoder such as the CL-PX4072, is forced high when data is available on the V-Port data bus. This VACTI input indicates that data being transferred through the V-Port is valid.
- VSI (vertical sync input)
 - The CL-GD7555 V-Port vertical control circuitry has programmable registers that use the trailing edge of the VSI signal as a reference for the start offset. (The start offset is a signal that delays the start of the signal delineating the width for a video window.)
 - The 9-bit field in Extension register bits CR57[7:0] and CR58[5] controls the number of scanlines to be captured.
- HREFI (horizontal reference input)
 - Horizontally, no programming is required for the CL-GD7555, as each falling edge of VPCLKI corresponds to valid data for one pixel.
- VACTI (video active input)
 - VACTI enables valid data from the CL-PX4072.
 - VACTI goes high when pixel data is valid on the Y and UV lines and goes low when the data is invalid.
 - VACTI allows the VPCLKI signal to be free running. When the CL-GD7555 is configured for a 16-bit-wide V-Port, the leading edge of VACTI is synchronized with the trailing edge of VPCLKI to capture valid data.
 - When the CL-GD7555 is configured for a V-Port that is 8 bits wide and double-edge clocking is selected, only 8 bits of data are used. In this case, VACTI must bracket both VPCLKI edges. The CL-PX4072 can use the VACTI and VPCLKI signals to scale down the data from the video source.
- VPY[7:0] (luminance data)
 - These signals are 8 bits of luminance data from the external video controller.
 - When the CL-GD7555 is configured for a V-Port that is 8 bits wide and double-edge clocking is selected, both luminance and chrominance data are routed to these pins, and VPC is not used.
- VPC[7:0] (chrominance data)
 - These signals are 8 bits of chrominance data from the external video controller.
 - There is a 9-bit programmable delay to skip 'n' number of HREFI pulses, before the internal V-Port Vertical Display Enable signal is asserted.



3.3 V-Port Implementation

In implementing the V-Port, communication between the CL-GD7555 and an external decoder device is based upon a synchronous data flow, in that the external decoder device drives all the V-Port interfaces, including the VPCLKI.

The V-Port can be implemented in one of two different V-Port modes, depending on how data are latched relative to the clock edge as follows:

- V-Port Mode 1: Data are latched on the VPCLKI falling edge
- V-Port Mode 2: Data are latched on the VPCLKI rising edge


In either V-Port mode 1 or 2, the CL-GD7555 can support both interlaced and non-interlaced video data streams. This flexibility allows the CL-GD7555 to directly interface with various TV/MPEG decoder chips.

The CL-GD7555 also has a serial interface consisting of two pins: a clock pin and a data pin, both of which are open-drain and which support serial programming interfaces to the TV/MPEG decoder chips.

3.3.1 V-Port Mode 1: Data Latched on VPCLKI Falling Edge

In V-Port-to-Memory Mode 1, video data are latched on the VPCLKI trailing edge (that is, the falling edge). An example of an implementation of this mode is the interface to the CL-PX4072, as shown in Figure 1. Full implementation of the V-Port-to-Memory Mode 1 interface requires the following 20 active pins:

- VPCLKI (V-Port clock input signal). With this mode, the high-to-low transition of VPCLKI latches the data bits.
- VSI (vertical sync input signal)
- HREFI (horizontal reference input signal)
- VACTI (video active signal, used to indicate the transfer of active video data)
- 16 data bits (8 data bits of Y-luminance on VPY[7:0] and 8 data bits of UV-chrominance on VPC[7:0])



NOTE: The DDCC and DDCD pins are not required for the V-Port. However, when the CL-GD7555 is used in certain motherboard implementations, the DDCC and DDCD pins output signals are used to program a NTSC/PAL TV decoder (such as the CL-PX4072 or the Philips[®] SAA7110).

Figure 1. V-Port™-to-Memory Mode 1 Interface Signals

The CL-PX4072 provides only interlaced video data streams that support the following analog video data standards: NTSC, PAL, SECAM, and S-VHS.



3.3.2 V-Port Mode 2: Data Latched on VPCLKI Rising Edge

In V-Port-to-Memory Mode 2, video data are latched on the VPCLKI leading edge (that is, the rising edge). In contrast to V-Port-to-Memory Mode 1, V-Port-to-Memory Mode 2 does not require the additional VACTI signal in the interface. Full implementation of the V-Port-to-Memory Mode 2 interface requires only the following 19 active pins:

- VPCLKI (V-Port clock input signal). With this mode, the low-to-high transition of VPCLKI latches the data bits.
- VSI (vertical sync input signal)
- HREFI (horizontal reference input signal)
- 16 data bits (8 data bits for luminance and 8 data bits for chrominance)

In V-Port-to-Memory Mode 2, the CL-GD7555 can support both interlaced and non-interlaced video data streams.

- The interlaced video data stream supports a direct connection with decoder chips, such as the Philips® SAA7110 or the CL-PX4072.
- The non-interlaced video data stream supports a direct connection with MPEG decoder chips, such as the C-CUBE CL-480. In this type of operation, the relationship of the VSI signal to the HREFI signal is 'non-interlaced' and the frame buffer addresses for the video data are generated sequentially.



3.3.3 V-Port Pinouts

Table 1 gives the CL-GD7555 pins required to implement a 16-bit V-Port.

Table 1. Pinout for 16-Bit V-Port

| CL-GD7555 Pin Number | CL-GD7555 Pin Description |
|----------------------|--|
| 106 | HREFI - Horizontal Reference Input |
| 110 | VSI - Vertical Sync Input |
| 108 | VACTI - Video Data Active Input |
| 111 | VPCLKI - Video Port Clock Input |
| 93:86 | VPC[7:0] - Video Port Pixel Data (Used for UV[7:0]) |
| 103:100 | VPY[7:4], VPY[3:0] - Video Port Pixel Data (Used for Y[7:0]) |
| 98 | DDCC - Display Data Channel Clock |
| 104 | DDCD - Display Data Channel Data |

To configure the CL-GD7555 for the V-Port operation:

- Extension register CR50 must be programmed to configure the V-Port for the various V-Port modes of operations. (The data latch at either the falling edge or the rising edge of the VPCLKI, interlaced or non-interlaced.)
- Extension register bit CR51[3] (the V-Port Enable bit) must be set to 1 to start the V-Port operation.

NOTES:

- 1) To support the serial programming interface to an external decoder chip, a pull-up resistor of about 1 $k\Omega$ must be connected to DDCD and DDCD pins (pins 98 and 104).
- 2) If the V-Port feature is not used in a motherboard design, the V-Port pins above can be left open or floating except for DDCC/DDCD pins. It is generally recommended, however, that the unused input pins be either pulled up or pulled down.

3.4 V-Port Timing Diagrams

For timing diagrams of the V-Port interface, refer to the CL-GD7555 Hardware Reference Manual.



4. PC Card Multimedia Implementation Using V-Port

The V-Port can be used in conjunction with a Host Adapter PC Card Controller to implement a V-Port on a system. V-Port data consists of both audio and video information that is generated by circuitry on a PC Card. The data are transmitted to subsystems within the host system through some of the PC Card bus address lines that are given in Table 2.

Table 2. Pinouts for the PC Card V-Port Mode

| CL-GD75 | PC Card | | | |
|---------------------------------|-------------------------|---------------------|-----------------------|--|
| CL-GD7555 Relevant Pin Names | CL-GD7555 Pin Number | PC Card Pin Name | PC Card Pin Number | PC Card Multimedia Mode Signal Definition |
| VPCLKI | 111 | IOIS16 | 33 | Pixel Clock |
| HREFI | 106 | A10 | 8 | Horizontal Sync |
| VSI | 110 | A11 | 10 | Vertical Sync |
| VPY[0] | 94 | A9 | 11 | Y0 |
| VPY[1] | 95 | A17 | 46 | Y1 |
| VPY[2] | 96 | A8 | 12 | Y2 |
| VPY[3] | 97 | A18 | 47 | Y3 |
| VPY[4] | 100 | A13 | 13 | Y4 |
| VPY[5] | 101 | A19 | 48 | Y5 |
| VPY[6] | 102 | A14 | 14 | Y6 |
| VPY[7] | 103 | A20 | 49 | Y7 |
| VPC[0] | 86 | A21 | 50 | UV0 |
| VPC[1] | 87 | A22 | 53 | UV1 |
| VPC[2] | 88 | A16 | 19 | UV2 |
| VPC[3] | 89 | A23 | 54 | UV3 |
| VPC[4] | 90 | A15 | 20 | UV4 |
| VPC[5] | 91 | A24 | 55 | UV5 |
| VPC[6] | 92 | A12 | 21 | UV6 |
| VPC[7] | 93 | A25 | 56 | UV7 |
| _ | - | A7 | 22 | SCLK |
| _ | _ | A6 | 23 | MCLK |
| <u>-</u> | _ | INPACK | 60 | LRCLK |
| | _ | SPKR | 62 | SDATA |
| _ | - | A[3:0] | 26–29 | Address |
| _ | _ | A[5:4] | 24–25 | Reserved |

NOTE: In the PC Card Multimedia mode, only digital video and audio signals are processed.



There are the two implementation modes of the V-Port, the Bypass mode and the Pass-through mode. This application note addresses only the video part of the V-Port Bypass mode.

4.1 ByPass Mode (Video Only)

In combination with the CL-GD7555 V-Port, a video data decoder device can be implemented on a 68-pin PC Card. The pins of the Host Adapter PC Card Controller are mostly address pins. These address pins are used for transmitting video data that is tristated in a ZV-Port mode of operation in order to avoid signal contention. As a result, instead of video data having to go through a host CPU bus, the PC Card feeds the video data directly into the V-Port.

When a video decoder card is inserted into a PC Card slot, it is initialized the same way as the PC Card standard specifies. After the host system Card Services software recognizes and notes the ZV-Port feature of the inserted PC Card, the Card Services software allows a client application program to configure the PC Card using the Card Services API (applications programming interface).

In the sample implementation shown in Figure 2, the CL-GD6729 enters into a multimedia mode by tristating address pins A[25:4] of the PC Card bus when the CL-GD6729 Multimedia Mode bit (that is, bit 0 of I/O port address 0x3E0, Index 16) is set. (During the normal PC Card operation, address pins A[25:4] are outputs from a host CPU adapter.) The tristating action by the CL-GD6729 avoids the contention between address signals and video signals and allows the A[25:4] signal lines to carry video data and video capture timing control signals directly to the CL-GD7555 V-Port.

When the PC Card Multimedia Mode is used, the ZV-Port pins must be connected to the CL-GD7555 V-Port and the audio subsystem as shown in Table 2. When the V-Port is disabled or powered down, this connection between the CL-GD7555 and PC Card bus does not interfere with the normal (or non-multimedia) PC Card Bus operations. If needed, a bus switch or a buffer that is turned off during normal PC Card Bus operation can reduce the loading of the PC Card Bus to provide enough drive current capability.




Figure 2. Video Data Path for PC Card Multimedia Implementation (Bypass Mode)



4.2 Using More than One PC Card that Is Compliant with the ZV-Port Standard


More than one PC Card that is compliant with the ZV-Port standard can be inserted into PC Card sockets simultaneously. To allow this insertion of multiple ZV-Port PC Cards, individual PC Card buses must be isolated from each other by the use of buffers or a multiplexer in the system. Figure 3 shows a block diagram of a full implementation of the ZV-Port.

The control signals to the external buffers in Figure 3 can come from multiple sources as follows:

- CL-GD7555 I/O pins: The PROG[2:0] (pins 129, 119, 127) can be used for the control signals to the external buffers if they are not already being used to implement the dynamic core VDD switching function.
- Motherboard I/O pins: Any available general-purpose I/O pins on the motherboard can also be used for the control signals to the external buffers.

NOTE: If video signals from one video source stop while that video source is feeding video data to the CL-GD7555 V-Port, switching to the other video source does not occur because the VSI stops toggling at that point.

As mentioned earlier, there are video decoder chips that use a serial clock and serial data to program the internal registers. These serial signals, however, are not in the ZV-Port standard. Those PC Cards that are compliant with the ZV-Port standard and that have a video decoder chip with this serial interface must have a serial controller that converts the parallel data sent over the PC Card bus to serial data.



This block diagram shows an implementation in which either PC Card slot can be used. (Audio inputs are not shown.)

Figure 3. Full ZV-Port Implementation



Layout Guidelines

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents layout information for the CL-GD7555 LCD/CRT controllers.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

<u></u> CL-GD7555

Related Documents

- CL-GD7555 Hardware Reference Manual
- CL-GD7555 Demonstration Board Application Notes

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Table of Contents

| Se | ctic | n | | Page |
|----|------|-------|--|----------|
| 1. | Int | roduc | tion | 3 |
| 2. | Lay | out G | auidelines for Maximum Thermal Performance | 4 |
| 3. | Lay | out G | uidelines for the Power and Ground Planes | 6 |
| | 3.1 | Layou | t Guidelines for the Power Plane | 7 |
| | | 3.1.1 | Power Plane: Isolating the Core VDD, VCLK VDD, and MCLK VDD Pins. | <i>7</i> |
| | | 3.1.2 | Power Plane: Traces for DRAM VDD, Flat Panel VDD, Bus VDD, and CR VDD Pins | Т |
| | | 3.1.3 | Power Plane: Decoupling Capacitors | / |
| | 3.2 | Layou | t Guidelines for the Ground Plane | 9 |
| 4. | Lay | out G | uidelines for IREF Circuitry | .10 |
| 5. | Lay | out G | uidelines for RGB Lines | .10 |
| 6. | Lay | out G | uidelines for the DRAM Array | . 11 |



1. Introduction

This application note presents layout information for using CL-GD7555 in system designs. The plastic ball-grid array (PBGA) CL-GD7555 package has the following:

- 256 solder ball-type pads around the periphery of the CL-GD7555 (for electrical connection to the mother-board and other system components)
- 16 thermal solder ball pads in the center of the CL-GD7555 (for heat dissipation)

CL-GD7555: View of Bottom (Solder Side)



Figure 1. CL-GD7555 Plastic Ball-Grid Array

For more information, refer to:

- The CL-GD7555 Reference Manuals
- Schematics in the CL-GD7555 Demonstration Board application notes



2. Layout Guidelines for Maximum Thermal Performance

The CL-GD7555 package is rated to dissipate 2.5 W, based on simulations with PCBs (printed circuit boards) that do not have thermal vias. By carefully designing the PCB layout for the motherboard that uses the CL-GD7555, the system can allow for even greater heat dissipation for the CL-GD7555, so that greater than 2.5 W can be dissipated.

When the CL-GD7555 PBGA package is used with a motherboard, the motherboard footprint for the CL-GD7555 must also have:

- 256 solder ball-type landing pads that match the location of 256 pads around the periphery of the CL-GD7555
- 16 thermal solder ball landing pads that match the location of the 16 pads in the center of the CL-GD7555

For maximum heat dissipation for the CL-GD7555 when it is used on a motherboard PCB, refer to Figure 2 and incorporate the following design actions for the CL-GD7555 footprint:


- Place bare copper on both the solder side and the component side of the motherboard PCB. It is recommended that on both the solder side and the component side of the motherboard PCB, the following is laid down: an area of bare copper (or equivalent material) that spans an 8-ball by 8-ball area that connects to the solid-filled thermal vias on the motherboard PCB.
- 2) Add an 8 x 8 grid of solid-filled thermal vias. To maximize the heat dissipation for the CL-GD7555, on the motherboard PCB, it is recommended that the center of the footprint for the PBGA package have an 8 x 8 grid of solid-copper-filled thermal vias. This 8 x 8 array:
 - a) Must include connections to the following:
 - The motherboard PCB internal ground plane
 - The copper area on both the solder side and component side of the motherboard PCB
 - b) Consists of solid-copper-filled thermal vias, with a diameter that is not less than 0.356 mm (0.014 inches).

NOTE: Although the current package for the CL-GD7555 has only a 4 x 4 array of solid-filled thermal vias, using a design that supports up to an 8 x 8 array allows more flexibility in terms of using other PBGA package configurations.


- 3) Maximize the CL-GD7555 connections to ground and power planes. To maximize thermal conductance of the CL-GD7555 to both the ground plane and the power plane of the motherboard PCB, the following are recommended:
 - a) The CL-GD7555 ground and power ball pads must be connected to their respective motherboard PCB planes through solid-filled vias.
 - Copper filled vias are recommended.
 - The diameter of the solid-filled vias must be no less than 0.356 mm (0.014 inches).
 - b) The CL-GD7555 thermal ball pads must be placed directly on top of solid-filled vias that tie directly to the motherboard PCB ground plane.
- 4) Optimize the ground plane thickness. All CL-GD7555 thermal vias (including both those with and without a thermal solder ball pad) are to be connected to the ground plane of the motherboard PCB. For maximum heat dissipation, it is recommended that the motherboard PCB ground plane be between 0.035 mm to 0.10 mm thick.



Motherboard PCB: Side View of Footprint for Center of CL-GD7555



Motherboard PCB: Top View of Footprint for CL-GD7555



Motherboard: Detail of thermal solder ball pad

Figure 2. Side, Top, and Detail Views of the CL-GD7555 Footprint



3. Layout Guidelines for the Power and Ground Planes

Cirrus Logic recommends the use of multi-layer boards for its components, especially for designing high-performance systems. As system frequencies continue to increase, it becomes less likely that one can obtain acceptable results unless two of the layers are reserved: one layer must be dedicated exclusively as a power plane for distribution of power, and one layer must be dedicated exclusively as a ground plane.

As discussed in Section 2.1 and Section 2.2, in laying out the power and ground planes, cuts are made in the planes. As there is a certain amount of art involved in the exact positioning and size of these cuts, some experimentation may be required to obtain satisfactory results.

Cuts in the power plane must take place in the same position as cuts that are made in the ground plane. Isolated ground and power planes must not overlay a noisy digital power or ground plane. If such an overlay occurs, the result can simulate a capacitor, composed of the overlay conductors and separated by the relatively thin dielectric between the two pieces of epoxy that make up a four-layer board. Consequently, noisy buses (such as a data bus or an address bus) must not be allowed to cross any isolated area.

IMPORTANT: Designers with prior experience using discrete RAMDACs and clock sources may have found that the guidelines given here have not been necessary, especially for systems running at relatively low frequencies. However, because the CL-GD7555 operates at such high frequencies, the guidelines and precautions given here are necessary.



3.1 Layout Guidelines for the Power Plane

When laying out a board that uses the CL-GD7555, one plane on the board must be dedicated to power.

3.1.1 Power Plane: Isolating the Core VDD, VCLK VDD, and MCLK VDD Pins

The core VDD (CVDD), VCLK synthesizer VDD (VAVDD), and MCLK synthesizer VDD (MAVDD) power rails are distributed to the CL-GD7555 from the VCC on the board. To isolate CVDD, VAVDD, and MAVDD both from each other and from VCC, refer to Figure 1 and the schematics in the CL-GD7555 Demonstration Board application notes. Make cuts in the power plane and add in-line resistors, using the following guidelines.

- Isolate noise on the VCC rail and provide additional latch-up protection by placing a resistance of $1/2-\Omega$ in series between the board VCC rail and the CL-GD7555 CVDD pins. (The $1/2-\Omega$ series resistance results from two $1-\Omega$ resistors in parallel with each other.) The $1/2-\Omega$ resistance is needed to make up an RC filter for this isolation circuit.
- Isolate the VAVDD part of the power plane with 33-Ω series resistors that serve as RC filter components.
- Isolate the MAVDD part of the power plane with 33-Ω series resistors that serve as RC filter components.

3.1.2 Power Plane: Traces for DRAM VDD, Flat Panel VDD, Bus VDD, and CRT VDD Pins

The DRAM VDD (MVDD), the flat panel VDD (FPVDD), Bus VDD (BVDD), and CRT VDD (CRTVDD) pins provide power to those pads that interface to signals from the rest of the system. Traces for the MVDD, FPVDD, BVDD, and CRTVDD pins, which connect a +3.3-V or +5.0-V power supply to signals from the rest of the system, must be as thick and as short as possible.




Figure 1. Example: Isolating the Power Plane for PQFP



3.1.3 Power Plane: Decoupling Capacitors

The CL-GD7555 operates at high frequencies. (In some cases, such as the 60-Hz mode for a 1280×1024 resolution, the VCLK operates at 108 MHz.) As a result, adequate power decoupling is absolutely crucial to a successful layout design.

Each CL-GD7555 power pin must have a 0.1-μF decoupling capacitor returned to the local ground.

- These capacitors must be placed as close to the respective power pins as possible.
- In addition, these capacitors must have excellent high-frequency characteristics. (Cirrus Logic has found the surface-mount ceramic-chip capacitors perform adequately.)

For the MAVDD and VAVDD power pins, the high-frequency decoupling capacitors:

- Must be as close to the power pin as possible
- Must be connected to the appropriate isolated-power-grid area
- Must be returned to the appropriate local ground

The board design must include bulk bypassing capacitors, such as tantalum capacitors. The high-frequency characteristics of bypass capacitors are not as critical as that of the decoupling capacitors.



3.2 Layout Guidelines for the Ground Plane

When laying out a board that uses the CL-GD7555, one plane on the board must be dedicated to ground. The ground plane must have cuts that suppress currents between the various areas but do not completely isolate the currents. For a typical design, refer to Figure 2 and the schematics in the CL-GD7555 Demonstration Board application notes. Make cuts in the ground plane, using the following guideline:

Ground plane cuts must not interfere in any way with return currents between the CL-GD7555 and the DRAM
array, as any ground differential between the CL-GD7555 and DRAM directly subtracts from noise margins.




Figure 2. Example: Isolating the Ground Plane



4. Layout Guidelines for IREF Circuitry

The current reference (IREF) to the DAC is generated with an on-chip constant current source. Use the following guidelines for the IREF circuit.

- As shown in Figure 2, IREF circuit components must be returned to the DAC / IREF section of the ground plane.
- In some layouts, to suppress noise it may be necessary to place a capacitor of approximately 0.1 μF between IREF and the DAC VDD (DACVDD). The layout must make provisions for such a capacitor, in case it becomes necessary to add it. (During system evaluation, the decision can be made as to whether or not to use the capacitor. If it appears necessary to add the capacitor, its exact value can be determined at that time.)

5. Layout Guidelines for RGB Lines

Traces for RGB lines are likely to be fairly long. Rise and fall times on the RGB lines are from 2 to 4 ns, causing them to behave as transmission lines. As a result, the characteristic impedance must be controlled so that it is close to the nominal monitor termination value of 75 Ω . To control the impedance, as shown in the schematics in CL-GD7555 Demonstration Board application notes, there must be π -LC filters on each of the RGB lines.

In selecting component values, the trade-off is between the quality of the display image appearing on the CRT monitor display screen and acceptable emissions. Obtaining a crisp display image on the display screen requires that rise and fall times on the RGB lines be as fast as possible. However, for acceptable emissions results, it is necessary that rise and fall times on the lines be relatively slow. As pixel rates increase, the margin between these two conflicting requirements decreases. Use the following guidelines for the RGB lines.

- The following component values represent our present recommendation:
 - Each of the recommended capacitors must have a value of 10 pF.
 - Each of the recommended inductors must be a ferrite bead, with 10- to 20- Ω impedance at 100 MHz.
- ullet The π -LC filter components must be placed as close to the VGA DB-15 CRT monitor connector as possible.
- For each of the RGB lines, a 150- Ω resistor to the DAC VSS (DACVSS) is specified. These resistors must be placed as close to the CL-GD7555 as possible.



Layout Guidelines for the DRAM Array

The display memory DRAMs typically operate as fast as or even faster than the system memory DRAMs. Consequently, the layout of this array must be given as much consideration as that of the system memory. The following general guidelines apply.

- The DRAMs must be placed close to the CL-GD7555. In addition, they must be organized so that each individual device is close to the respective MD pins on the CL-GD7555.
- In designs using four DRAMs, make provisions for damping resistors on the control and address lines in order to minimize noise in the array. Position the damping resistors at the CL-GD7555 end of the lines.
- The control lines for the DRAMs must be treated as fast, heavily loaded lines. The control lines require traces that are relatively wide, typically from 8 to 10 mils. Furthermore, the traces for the control lines must be adequately spaced. Ideally, place the traces 25 mils from the center of one line to the center of another line. Whenever possible, avoid long parallel runs for traces for control lines.

Center-to-center: 25 mils Center of control line

Recommended trace width: 8 to 10 mils

Figure 3. Traces for DRAM Control Lines

Center of control line



Using the Chrontel CH7001 VGA-to-NTSC/PAL Encoder

with the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents information on using the Chrontel CH7001 NTSC/PAL Encoder Demonstration Board with the CL-GD7555 LCD/CRT controller.

Applicability

This document applies to the following products:

___CL-GD7555

Related Materials

- Chrontel Application Note AN-11: PC Board Layout Considerations
- Chrontel Application Note AN-19: Tuning Clock Outputs
- Chrontel CH7001 Data Sheet and Technical Bulletins
- Cirrus Logic CL-GD7555 Reference Manuals
- Cirrus Logic VGA BIOS Diskette
- Cirrus Logic VGA BIOS External Function Specifications

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.

Version 1.0 July 2, 1996



Table of Contents

| Se | ctio | n | | Page | | | | | | | |
|----|---|---|---|------|--|--|--|--|--|--|--|
| 1. | Inti | ntroduction3 | | | | | | | | | |
| | | ock Diagram of the CH7001-to-CL-GD7555 Interface3 | | | | | | | | | |
| | | | Demonstration Board Components | | | | | | | | |
| | ming Notes for the Chrontel Demonstration Board | 5 | | | | | | | | | |
| | 4.1 Display Devices that Can Be Used | | | | | | | | | | |
| | | 4.1.1 | Display Devices that Can Be Used with the CL-GD7555 | 5 | | | | | | | |
| | | 4.1.2 | | | | | | | | | |
| | | 4.1.3 | Information on Display Device Configurations | 5 | | | | | | | |
| | 4.2 | .2 Enabling TV-Type Display Device(s) | | | | | | | | | |
| | | 4.2.1 | Enabling Support of a TV-Out Signal | 8 | | | | | | | |
| | | 4.2.2 | Enabling a Boot Display Device | 8 | | | | | | | |
| | | 4.2.3 | Default Display Device When TV-Out Signal Is Disabled | 9 | | | | | | | |
| | | 4.2.4 | Enabling a Boot to a Display Mode Other than Display Mode 3h | 9 | | | | | | | |
| | | 4.2.5 | Selecting a TV-Type Display Device or Switching Back to a VGA-Type Display Device | | | | | | | | |
| | 4.3 | .3 Changing the Timing for TV-Out Signals | | | | | | | | | |
| | 4.4 | 4 Adjusting the Overscan Border | | | | | | | | | |
| 5. | | | Using the Chrontel CH7001 Demonstration Board | | | | | | | | |



1. Introduction

This application note documents how to use the Chrontel CH7001 VGA-to-NTSC/PAL encoder Demonstration Board with the CL-GD7555 LCD/CRT Super VGA Controller. Refer to the Chrontel documentation, listed on the front of this application note, to use the Chrontel Demonstration Board in a circuit design to do the following:

- Select either a NTSC or PAL display device
- Adjust the horizontal or vertical position of the NTSC or PAL display device
- Select a mode for reducing flicker on the NTSC or PAL display device

2. Block Diagram of the CH7001-to-CL-GD7555 Interface

Figure 1 is a block diagram of how the Chrontel CH7001 Demonstration Board interfaces to the CL-GD7555.





Figure 1. Block Diagram of Chrontel CH7001 - Cirrus Logic CL-GD7555 Connection



3. Chrontel Demonstration Board Components

Figure 2 shows the location of components used to interface the Chrontel board with the CL-GD7555.

NOTE: To power the Chrontel Demonstration Board up or down, on the switch block, use Switch 8, the PD* (power down) switch.



For each Jumper JU1-JU3, connect pins 1 and 2 to enable. JU1 is a low-pass filter for Y (luminance) output. JU2 is a low-pass filter for U,V (chrominance) outputs. JU3 is a low-pass filter for composite video outputs.

Figure 2. Location of Chrontel CH7001 Demonstration Board Components



4. Programming Notes for the Chrontel Demonstration Board

This section documents how to use the Chrontel Demonstration Board with the CL-GD7555. As discussed in Section 5, to customize the Cirrus Logic VGA BIOS for specific requirements, use the Cirrus Logic OEMSI Utility.

4.1 Display Devices that Can Be Used

4.1.1 Display Devices that Can Be Used with the CL-GD7555

Using the Cirrus Logic CL-GD7555 in a system design allows a display image to appear on one or more display devices. With the CL-GD7555, the range of display device configurations includes the following:

- 1) Flat panel only
- 2) CRT monitor only
- 3) SimulSCAN, in which an image appears on both a flat panel and a CRT monitor (but *not* a TV-type display device)

4.1.2 Display Devices that Can Be Used with Both the CL-GD7555 and the CH7001

Using both the Cirrus Logic CL-GD7555 and the Chrontel CH7001 in a system design extends the range of display device configurations on which a display image can appear to include the following:

- 1) Flat panel only
- 2) CRT monitor only
- 3) SimulSCAN, in which an image appears on both a flat panel and a CRT monitor (but *not* a TV-type display device)
- 4) NTSC TV-type display device only
- 5) PAL TV-type display device only
- 6) Both a TV-type display device and a CRT monitor


4.1.3 Information on Display Device Configurations

For information on enabling these display device configurations – flat panel only, CRT monitor only, or the SimulSCAN operation – refer to the *CL-GD7555 Hardware Reference Manual*, Extension register bits CR80[1:0].



4.2 Enabling TV-Type Display Device(s)


As shown in the flowchart that follows, the OEMSI Utility is needed for custom changes to the Cirrus Logic VGA BIOS default. (Section 5 gives an example of how to make the changes, step by step.)



6



Flowchart 1 (cont.). Programming the Chrontel Demonstration Boar





4.2.1 Enabling Support of a TV-Out Signal

By default, the Cirrus Loʻgic VGA BIOS assumes that no TV encoder is attached to the CL-GD7555 (that is, support for TV-out signals is disabled). As a result, for those systems that are configured with a TV encoder such as the Chrontel CH7001, to enable support for TV-out signals, as discussed in Section 5, use the OEMSI Utility to set bit 6 of OTHER_BIN_BYTE_01 to 1.

VGA BIOS default disables TV-out support by programming bit 6 of OTHER_BBIN_BYTE_01 to 0:

To enable TV-out support, use OEMSI to program bit 6 of OTHER_BIN_BYTE_01 to 1:

IMPORTANT: Other bits within OTHER_BIN_BYTE_01 disable or enable other programming functions.

4.2.2 Enabling a Boot Display Device

4.2.2.1 Default Boot Display Device

By default, at POST the Cirrus Logic VGA BIOS disables a TV-type display device (and enables a VGA-type display device) by programming USER_OPTION_6 to [30]:

$$USER_OPTION_6 = [30]$$

4.2.2.2 Enabling a Boot to a TV-Type Display Device

To select either an NTSC or a PAL display device as the boot device, as discussed in Section 5, use the OEMSI Utility to set bits [1:0] within USER_OPTION_6.

1) For the Cirrus Logic VGA BIOS to enable support of a NTSC-type display device, use OEMSI to program USER_OPTION_6 as follows:

```
USER_OPTION_6 = [31]
```

2) For the Cirrus Logic VGA BIOS to enable support of a PAL-type display device, use OEMSI to program USER_OPTION_6 as follows:

$$USER_OPTION_6 = [32]$$



4.2.3 Default Display Device When TV-Out Signal Is Disabled

If either an NTSC or a PAL display device are selected as the boot display device, and if in addition the TV-Out signal becomes disabled (refer to Section 4.2.1), then the possible display device options include the following:

1) By default, the Cirrus Logic VGA BIOS enables the CRT-only option by programming the following:

```
USER_OPTION_2 = [01]
USER_OPTION_4 = [02]
```

2) For the Cirrus Logic VGA BIOS to enable the panel-only option, as discussed in Section 5, use the OEMSI Utilty to program the following:

```
USER_OPTION_2 = [00]
USER_OPTION_4 = [02]
```

3) For the Cirrus Logic VGA BIOS to enable the SimulSCAN option, as discussed in Section 5, use the OEMSI Utility to program the following:

```
USER_OPTION_2 = [01]
USER_OPTION_4 = [00]
```

4.2.4 Enabling a Boot to a Display Mode Other than Display Mode 3h

By default, the Cirrus Logic VGA BIOS boots to display mode 3h. To select an alternative display mode as the boot display mode, use external signaling mode INT 15h function calls.



4.2.5 Selecting a TV-Type Display Device or Switching Back to a VGA-Type Display Device

Before selecting a TV-type display device, ensure that the current display mode that is being used by the CL-GD7555 is also one that is supported by a TV-type display device. If the display mode currently being used is not one that is supported by a TV-type display device, switching to a television display mode from the following does not work:

- Panel-only display mode
- · CRT-only display mode
- SimulSCAN operation (that is, operating both a flat panel and a CRT monitor)

The following display modes are supported by TV-type display devices:

- All standard VGA display modes (that is, display modes 0h-13h and display modes Dh-Fh)
- Extended VGA display modes 5Eh, 5Fh, 64h, 66h, and 71h

Use the Cirrus Logic VGA BIOS function B0h (that is, the Set/Get TV Output function) to set the desired TV-type display device to an NTSC or PAL display device or to switch back to a VGA-type display device.

| Input: | AH BL AL | = = = | 12h B0h Bits 3:0 | Display Device Output Type (0h = VGA Output Type - no TV Out.) (1h = NTSC Output Type) (2h = PAL Output Type) (3h:Eh = Reserved) (Fh = Request status of TV Out type) Reserved |
|---------|----------------|-------|------------------------|--|
| | | | | 1.000.100 |
| Output: | AL | = | Bits 3:0 | Display Device Output Type (0h = VGA Output Type - no TV Out) (1h = NTSC Output Type) (2h = PAL Output Type) (3h:Fh = Reserved) Reserved |
| | ВН | = | Bit 0 Bit 7:1 | '0' = TV Output type functionality is disabled. '1' = TV Output type functionality is supported. Reserved |

After the Cirrus Logic VGA BIOS is set for a TV-type output, on the Chrontel Demonstration Board set Switch Block Switch 5 to either up for an NTSC output, or set it to down for a PAL output. (Refer to Figure 2.)



4.2.5.1 Selecting a TV-Type Display Device

When using the CL-GD7555 to select a TV-type display device, prior to enabling a TV-type output, if the version of the CL-GD7555:

- Is not version CD or greater, the flat panel must be unplugged before it can be safely powered down.
 - ▼ Warning: Unless the flat panel is unplugged, damage can occur to the flat panel.
- Is version CD or greater, the flat panel is safely powered down.

4.2.5.2 Switching from a TV-Type Display Device to a VGA-Type Display Device

When using the CL-GD7555 to switch from a TV-type display device to a VGA-type display device :

- Previously, if the VGA subsystem booted as a TV-type display device, the result is one of two possibilities:
 - By VGA BIOS default, the result is a switch to a CRT monitor only.
 - By using OEMSI (see the flowchart), an alternate result is a switch to either a panel only or to SimulSCAN
- Otherwise, the switch is to the type of display device that was active prior to enabling the TV output.

4.3 Changing the Timing for TV-Out Signals

If the Cirrus Logic VGA BIOS USER_OPTION_6 is not set to [30] (that is, it is set to either [31] or [32]), the VGA BIOS automatically enables the registers that are used for TV-out signals.

To customize the default NTSC and PAL TV-out timing signals, as discussed in Section 5, within the OEMSI Utility, search for the TV heading. Upon finding the TV heading, as appropriate, change either TV table entry 1 or TV table entry 2.

• For NTSC timing registers (that is, for a display screen refresh rate of 60 Hz), use:

```
TV table entry 1
```

For PAL timing registers (that is, for a display screen refresh rate of 50 Hz), use:

```
TV table entry 2
```

4.4 Adjusting the Overscan Border

To adjust the overscan border with the Chrontel Demonstration Board, use the push-button switches labelled "UP", "DOWN", "LEFT", and "RIGHT". (Refer to Figure 2.)



5. Steps for Using the Chrontel CH7001 Demonstration Board

This section documents how to use the Cirrus Logic OEMSI Utility to change the Cirrus Logic VGA BIOS for use with the Chrontel Demonstration Board.

- 1. Obtain the Cirrus Logic VGA BIOS diskette, which contains the following files:
 - MAKERAM.EXE
 - OEMSI.EXE
 - OEMDATA.TXT
 - VGA.BIN
 - VGA.COM
 - VGA.SYS
- 2. Refer to Figure 1 and Figure 2 and make the following connections:
 - a. Use the Chrontel Demonstration Board power connector to connect it to a power supply.
 - Use a DB-15 connector cable to connect one of the two Chrontel Demonstration Board DB-15 connectors to the CL-GD7555 Demonstration Board.
 - Use another DB-15 connector cable to connect the other one of the two Chrontel Demonstration Board DB-15 connectors to a CRT monitor for a PC.
 - d. Connect the Chrontel Demonstration Board to a television-type display device. Use either the Chrontel Demonstration Board's S-VHS Out connector or the Compositve Video Out connector, or both.
- 3. Turn on the PC and its CRT monitor, and insert the Cirrus Logic VGA BIOS diskette in a floppy disk drive (for example, the a: drive).
- 4. At the DOS c: prompt, make a directory to hold the contents of the VGA BIOS diskette.
 - c:>md yourdir
- 5. Copy the contents of the VGA BIOS (VGA.BIN) and the OEMSI Utility (OEMSI.EXE) to your directory.
 - c:>yourdir>copy a:\VGA.BIN .
 - c:>yourdir>copy a:\OEMSI.EXE .
- 6. Within your directory, copy the VGA.BIN file to a file name of your choosing.
 - c:>yourdir>copy VGA.BIN CHOICE1.BIN
- 7. Use the OEMSI Utility on the new binary file you just created (in the example above, CHOICE1.BIN) to create and export an OEMSI data file (for example, DATAFIL.1).
 - c:>yourdir>oemsi -b DATAFIL.1 CHOICE1.BIN

When this command successfully completes, the following message appears:

DATAFIL.1 successfully exported.



- 8. Refer to Flowchart 1 and as necessary, edit the OEMSI data file (in this example, datafil.1).
 - a. For example, if a TV encoder attachment (such as the Chrontel Demonstration Board) is desired, edit the OEMSI data file as follows.

c:>yourdir>edit datafil.1

- b. When you press the Return key, the OEMSI data file appears. To enable a TV encoder attachment, use the down arrow key to move the cursor to OTHER_BIN_BYTE_01 = [0000-0000]
- c. Use the keyboard to change bit 6 from a 0 to a 1.
- d. When the change is done, exit the OEMSI data file by pressing the ALT and X keys, and save the change by indicating the "YES" choice.
- After making this change to the OEMSI data file, use the OEMSI Utility to import the changed version of the OEMSI data file into the VGA BIOS file.

c:>yourdir>oemsi -i datafil.1 choice1.bin

When this command successfully completes, the following message appears:

choice1.bin has been successfully imported.

- 10. Repeat the previous two steps for any other edits.
- 11. At this point, the new VGA BIOS is ready for operation with the Chrontel CH7001 Demonstration Board.
- 12. To use the Chrontel Demonstration Board, refer to the Chrontel documentation cited on the cover of this document.



Requirements for the OSC Signal during Suspend/Resume Operations

of the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents requirements for the CL-GD7555 OSC signal during suspend/resume operations.

Applicability

This document applies to the following products:

✓ CL-GD7555

Related Materials

Cirrus Logic CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application note documents the OSC signal requirements during the suspend/resume operations of the CL-GD7555 LCD/CRT Super VGA Controller.

2. Requirements for OSC Signal during Suspend Operations

During the CL-GD7555 suspend operation, the requirements for the OSC signal are as follows:

2.1 OSC Requirements when Extension Register Bit CR8D[4] Is 1

When Extension register bit CR8D[4] is 1:

- The CL-GD7555 CLK32K / SUSPST# pin is configured for SUSPST#. In this case, a clock signal does not need to be present on the CLK32K / SUSPST# pin.
 - A 14.318-MHz clock signal must be continuously present on the CL-GD7555 OSC input pin. This clock signal
 must be present on the OSC pin when the suspend operation begins and during the suspend operation.

2.2 OSC Requirements when Extension Register Bit CR8D[4] Is 0

When Extension register bit CR8D[4] is 0:

- The CL-GD7555 CLK32K / SUSPST# pin is configured for CLK32K. In this case, a 32.768-kHz clock signal
 must be continuously present on the CLK32K / SUSPST# pin.
 - This bit setting allows the 14.318-MHz clock signal on the OSC input pin to be stopped for the duration of the suspend operation, if desired.

For either a software-controlled suspend operation or a hardware-controlled suspend operation (that is, when CR80[2] is 1 or the SUSPI input signal is asserted), to initiate the suspend operation, software is not allowed to poll for a confirmation of a suspend operation. As a result, after either CR80[2] is 1 or SUSPI is asserted, the clock signal to the OSC pin must be maintained for a minimum safe delay time, after which time the OSC signal can be inactivated if desired.




12.128 CR8C: Programmable Power Sequencing Register (cont.)

Bit Description

| Bit Setting for Specified Delay | Amount of Delay Between Beginning of Specified Signals | | | |
|---------------------------------|--|--|--|--|
| CR8C[7:6] = t _{D4} | | In Units of Periods of the CLK32K Pin | | |
| CR8C[5:4] = t _{D3} | la Unita of Time | | | |
| CR8C[3:2] = t _{D2} | In Units of Time | | | |
| CR8C[1:0] = t _{D1} |] | | | |
| '00' | ~ 32 ms | 1024 periods (Cirrus Logic VGA BIOS default) | | |
| '01' | ~ 4 ms | 128 periods | | |
| '10' | ~ 64 µs | 2 periods | | |
| '11' | ~ 256 ms | 4096 periods | | |

 $\textbf{NOTE:} \quad \text{For each of the t_{D1}, t_{D2}, t_{D3}, and t_{D4} parameters, the Cirrus Logic VGA BIOS default values are \sim32 msec.}$



Flat Panel Power-Up and Power-Down Delay Settings



3. Requirements for OSC Signal during Resume Operations

After the CL-GD7555 has been in a suspend operation and resume operations are beginning, the requirements for the CL-GD7555 OSC signal are as follows:

- The 14.318-MHz clock signal on the OSC pin must be re-activated no later than when the SUSPI signal is deasserted.
- 2. After SUSPI is de-asserted, wait 10 msec before accessing either the CL-GD7555 VGA External/General palette registers at 3C6–3C9 or the display memory frame buffer. This 10-msec delay ensures that the VCLK and MCLK signals that are derived from OSC have stabilized.

NOTE: When SUSPI is de-asserted, the internal CL-GD7555 clock synthesizers remain in suspend mode for as many as 3 CLK32K / SUSPST# periods before activating and then stabilizing.



Design Requirements for Power Sequencing

for the CL-GD7555 LCD/CRT Controller (Revision CD)

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents power sequencing requirements for Revision CD of the CL-GD7555 controller.

Applicability

This document applies to the following products:

✔ CL-GD7555

Related Materials

- Cirrus Logic CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application note documents design requirements for power sequencing for the CL-GD7555 Revision CD LCD/CRT Super VGA Controller when it is used in a 3.3-/5-V mixed-voltage configuration.

2. CRTVDD Design Requirements

The CL-GD7555 can be used in a mixed-voltage configuration that is capable of using either 3.3 or 5 V. In such a configuration, the CL-GD7555 Revision CD CRTVDD power supply pin must be connected to +5 V, in order to impart 5-V tolerance to the I/O pad ring (which prevents possible latch-up conditions).

As a result, the CL-GD7555 has the following design requirements:

- When the CL-GD7555 is used in a mixed-voltage configuration:
 - The CRTVDD pin must be connected to +5 V.
 - The CRTVDD pin must activate at the same time as or no later than other VDD supply pins.
- The 3.3-V power supply must be subordinate to the 5-V power supply.



2.1 CRTVDD Connection Requirements

The CL-GD7555 has the following connection requirements:

- When the CL-GD7555 is used in a mixed-voltage configuration that is capable of using either 3.3 or 5 V, the CRTVDD power supply pin must always be connected to +5 V in order to bias the n-well regions of the I/O pads.
- At all times, the CRTVDD pin must receive the highest supply voltage applied to the CL-GD7555, even during the moments of system power-up and power-down.
- If any of the following VDD power supply groups BVDD, FPVDD, or MVDD are used in a 3.3-V configuration, to ensure the proper functioning of the CL-GD7555 Demonstration Board, refer to Figure 1 and Figure 2 and make the following adjustments to the Power Supply Module that is used with the Demonstration Board.
 - 1. On the solder side of the Power Supply Module, solder in place a wire that connects to the trace shown the pin of the voltage regulator that is closest to C7.




Figure 1. CL-GD7555 Power Supply Module for Demonstration Board (Solder Side)

2. On the component side of the Power Supply Module, remove the inductor L1.




Figure 2. CL-GD7555 Power Supply Module for Demonstration Board (Component Side)

2.2 CRTVDD Activation Time

Because the CL-GD7555 CRTVDD 5-V power supply pin is used to bias the n-well regions of the I/O pads, the CRTVDD pin must be activated at either the same time as, or at no later time than, the other VDD power supply pins, listed below.

- BVDD1,2
- FPVDD1,2
- MVDD1,2,3

NOTE: The CRTVDD relationship with the CVDD[3:1], MAVDD, and VAVDD pins does not matter, since the CRTVDD pin is not used to bias the n-wells in those parts of the CL-GD7555.



3. Power Supply Design Requirements

Because the CL-GD7555 CRTVDD 5-V power supply pin is used to bias the n-well regions of the I/O pads, when the CL-GD7555 is used in a mixed-voltage configuration that is capable of using either 3.3 or 5 V, the CL-GD7555 power supply must be designed as follows.

- The 3.3-V power supply must be subordinate to the 5-V power supply so that it does not activate before the 5-V power supply.
- The 3.3-V power supply must never that is, neither at power-up, nor power-down be momentarily more than a diode-drop higher voltage than the 5-V power supply.

NOTE: On the CL-GD7555 Demonstration Board, the +3.3-V supply (that is, the "ADJ" potentiometer) is derived from the +12-V rail.

In Figure 3, the 'problem area' shows a condition that was measured on the CL-GD7555 Demonstration Board and which must be avoided. (This particular figure demonstrates a problem that is caused by the 5-V power supply activating too slowly.)




Figure 3. CL-GD7555 Power-Up ('Problem Area' Demonstrates a Condition that Is To Be Avoided)

Advance Application Note — 7556-AN-1, v1.1



Design Requirements for Board Upgrade

from the CL-GD7555 LCD/CRT Controller to the CL-GD7556-AB LCD/CRT Controller

Graphics Company – Portable Graphics Group Cirrus Logic, Inc.

Scope

This application note presents design changes to be made when upgrading a board from the CL-GD7555 controller to the CL-GD7556 controller.

Applicability

This document applies to the following products:

✔ CL-GD7555 ✓ CL-GD7556

Related Materials

Cirrus Logic CL-GD7555 and CL-GD7556 Reference Manuals

© Copyright — Cirrus Logic Inc. 1997. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Revision Pages:

| Version | Change Made From Previous Version to Current Version: | Page |
|-------------|---|------|
| Version 1.1 | In section 1, add a third subsection heading, section 1.3, and move the bullet that starts "No internal pull-up" from section 1.2 to section 1.3. | 3 |
| | • In section 2, change the second bullet so that instead of reading only "4.7 k Ω ", it now reads "4.7 k Ω to 6.8 k Ω ". | 3 |
| | The previous section 4 is now section 5. The previous section 5 is now section 4. | 5 |
| | In the currection section 5 (which starts with the text "No Internal"), change "Bevision AB" to "Bevision AC" | 5 |



1. Introduction

This application note documents design changes that are required when upgrading a board design from one that uses a CL-GD7555 LCD/CRT Super VGA Controller to a board that uses the CL-GD7556 Revision AB.

The CL-GD7556 pinout and register set are supersets of those for the CL-GD7555. On a board that uses only 3.3-V, the CL-GD7556 achieves the same 5-V graphics/video performance of the CL-GD7555. In addition, the CL-GD7556 also has the following features:

- Resolution of up to 1280 x 1024, at 75-Hz vertical refresh rate
- Support for 1024 x 768 dual-scan STN panels
- On-chip design of TV-Out to external analog TV encoder

1.1 Issues When Upgrading from CL-GD7555 to the CL-GD7556 Revision AB Only

The following issue applies only when upgrading from the CL-GD7555 to the CL-GD7556 Revision AB:

• External pull-down resistors for hardware configuration (Section 2)

1.2 Issues When Upgrading from CL-GD7555 to the CL-GD7556 Revision AB and Subsequent Revisions

The following issues apply when upgrading from the CL-GD7555 to the CL-GD7556 Revision AB and all subsequent revisions:

- Proper supply voltage to the VDD pins (Section 3)
- Support for the on-chip TV-Out design (Section 4)

1.3 Issues When Upgrading from CL-GD7555 to the CL-GD7556 Revision AC and Subsequent Revisions

The following issues apply when upgrading from the CL-GD7555 to the CL-GD7556 Revision AC and all subsequent revisions:

• No internal pull-up resistor on the PCI reset RST# signal (Section 5)

2. External Hardware Configuration Pull-Down Resistors (Revision AB Only)

The CL-GD7556 has twelve hardware configuration pins (such as the BIOSPU, MMIOPU, and so forth). Each of these twelve pins must be connected to either a pull-up resistor or a pull-down resistor, depending on how the pin is used. (For more information, in the *CL-GD7556 Hardware Reference Manual*, refer to Chapter 2, "Pin Descriptions".)

If the resistor to be used is a:

- *Pull-up*, the resistance must be in the range of from 10 k Ω to 20 k Ω .
- *Pull-down*, the resistance must be in the range of 4.7 k Ω to 6.8 k Ω .

NOTE: The requirement for pull-down resistors applies to the CL-GD7556 Revision AB silicon only. For the next CL-GD7556 revision and for all subsequent revisions, only pull-up resistors are to be required.



3. Proper Supply Voltage to the VDD Pins (Revision AB and Subsequent Revisions)

3.1 VDD Issue 1: CL-GD7556 VDD Pins Are Used in +3.3-Volt-Only Environment

On the CL-GD7556, all of the VDD pins (that is, the core VDD, the analog VDDs, and the peripheral VDDs) must be set to +3.3 V. The core VDD and the peripheral VDDs (that is, the CRT VDD, the memory VDD, the flat panel VDD, and the bus VDD) are all connected inside the CL-GD7556. As a result, the voltage applied to those VDD pins must be the same.

Although the CL-GD7556 works only in a 3.3-V environment, all of the CL-GD7556 input pads are 5-V tolerant. Most of the existing designs based on the CL-GD7556 set the CRT VDD to 5 V either because other CL-GD7555 VDDs are set to 5 V or because the CL-GD7555 V-Port pads must be 5-V tolerant even when all the other VDDs are 3.3 V.

For those designs that use a CL-GD7555 and that supply 5 V to any of the CL-GD7555 VDD pins, the CL-GD7556 is not a drop-in replacement.

3.2 VDD Issue 2: CL-GD7556 VDD Pins Are +5-V Tolerant

As previously stated, all input pads of the CL-GD7556 are +5-V tolerant. As a result, the following input signals to the CL-GD7556 can be +5 V as long as the VDD pins of the CL-GD7556 are set to +3.3 V (+/- 0.15 V).

- PCI bus input signals
- Display memory input signals [that is, from EDO (extended-data out) DRAM]
- V-Port input signals

The output signals from the CL-GD7556 are always rail to rail. Either +5-V EDO DRAM, or a +5-V flat panel LCD, or both can be used as long as the following conditions are met:

- If +5-V EDO DRAM is used:
 - The output signals from the CL-GD7556 to the EDO DRAM must meet the specifications for input threshold voltage and timing parameters of the EDO DRAM.
 - The memory VDD of the CL-GD7556 must be set to +3.3 V (+/- 0.15 V).
- If a +5-V flat panel LCD is used:
 - The output signals from the CL-GD7556 to the LCD flat panel must meet the specifications for input threshold voltage and timing parameters of LCD flat panel
 - The flat panel VDD of the CL-GD7556 must be set to +3.3 V (+/-0.15 V).

NOTE: Use of either series resistors or filter circuitry affects both the rise/fall time and the voltage level of the CL-GD7556 output signals.



3.3 VDD Issue 3: Threshold Level of the CL-GD7556 PCI and V-Port Input Pins

As with the CL-GD7555, the threshold level of the CL-GD7556 PCI input pads are programmed to either a 3.3-V CMOS level or a 5-V TTL level. For the CL-GD7556:

- PCI input pins, except for the PCI clock signal, the threshold level for the PCI bus inputs is set by either a
 hardware configuration pin (that is, pin 219) or an Extension register bit (that is, SR20[7]). The PCI clock is
 always set to the 3.3-V CMOS level.
- V-Port input pins, the input threshold level is set by Extension register bit SR20[4].

When the input threshold level is set to the 3.3-V CMOS level, the V_{ih} (minimum) and the V_{il} (maximum) are set as follows:

- V_{ih} (minimum) = 0.7 × (Core VDD)
- V_{il} (maximum) = 0.3 × (Core VDD)

Example:

The Core VDD is 3.3 V. As a result,

- V_{ih} (minimum) = 0.7 × (Core VDD) = 0.7 × 3.3 V = approximately +2.3 V
- V_{il} (maximum) = 0.3 × (Core VDD) = 0.3 × 3.3 V = approximately +1.0 V

4. On-Chip TV-Out Support (Revision AB and All Subsequent Revisions)

The CL-GD7556 has on-chip TV-Out circuitry that outputs RGB/CSYNC signals to an external analog TV encoder. The circuitry is the same as that of the CL-GD7548. For board design guidelines for TV-Out support, refer to the CL-GD7548 application notes.

5. No Internal Pull-up Resistor on the PCI Reset Signal (Revision AC and All Subsequent Revisions)

From the next revision of the CL-GD7556 silicon, the internal pull-up resistor on the PCI reset signal (that is, RST#) is to be removed. As a result, when using all subsequent revisions of the CL-GD7556, the board designer must ensure that this signal is always driven high during normal operation.



Advance Application Alert — 7555-AA-1, v1.0

CL-GD7555 Application Alert: Using the CL-GD7555 PCI Bus Demonstration Board with an Off-the-Shelf Motherboard

Procedural Requirements

Portable Graphics Cirrus Logic, Inc.

Scope

This application alert presents information not found in previous documentation for the CL-GD7555 LCD/CRT controller.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

✓ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application alert identifies a problem that certain off-the-shelf motherboards have when they are used with the CL-GD7555 Demonstration Board (referred to in this document as the 'Demonstration Board'). Although the motherboards discussed in this alert work in a desktop environment, they fail with the Demonstration Board because of the new environment that the Demonstration Board presents.

2. Statement of Issue

In order to support a variety of panels and to support extensive new features, the CL-GD7555 requires 48 Kbytes of system BIOS instead of the 32 Kbytes of system BIOS required by most previous Super VGA graphics controllers. Consequently, some motherboards fail when they are used with the Demonstration Board. As of the publication date of this document, Cirrus Logic is cooperating with system BIOS providers to resolve these issues.

3. Motherboards that Can Be Used with the Demonstration Board

The following off-the-shelf motherboards can be used with the Demonstration Board:

| Manufacturer | Comments |
|---|--|
| American Megatrends (AMI) 6145-F Northbelt Parkway Norcross, GA 30071 (770) 263-8181 | Motherboards with a core system BIOS dating from July 15, 1995 (Revision 623). |
| Award Software 777 Middlefield Road Mountain View, CA 94043 (415) 968-4433 | Motherboards manufactured since December 1, 1995. |



4. Solutions for Operating a Demonstration Board with a Non-Compliant Motherboard

Cirrus Logic presents the following guidelines as a temporary solution for operating the Demonstration Board with those motherboards that do not comply with the PCI specification for the system BIOS.

- 1. Ensure that there is an executable panel RAM BIOS on the hard disk.
- 2. Ensure that the first statement in the AUTOEXEC.BAT file is the executable RAM BIOS command and there is a path to this statement.
- 3. Use a 32-Kbyte CRT-only BIOS to boot the system. If the system:
 - a. Executes the panel RAM BIOS and boots the system, it can then enter either DOS, Windows 3.11, or Windows 95.
 - b. Fails to execute the panel RAM BIOS (that is, the system does not boot), go to the next step.
- 4. Determine if the system can boot without a PCI VGA BIOS on the Demonstration Board.
 - a. If the system cannot boot without a PCI VGA BIOS on the Demonstration Board, you must contact the appropriate system BIOS vendor to obtain the correct PCI system BIOS.
 - b. If the system can boot without a PCI VGA BIOS on the Demonstration Board, go to the next step.
- 5. If the system can boot without a PCI VGA BIOS on the Demonstration Board, determine if the Demonstration Board PCI Slot is disabled. If the PCI slot:
 - a. Is not disabled:
 - (1) Ensure that there is an executable panel RAM BIOS on the hard disk.
 - (2) Ensure that the first statement in the AUTOEXEC.BAT file is the executable panel RAM BIOS command and there is a path to this statement.
 - (3) Boot the system, after which it can enter either DOS, Windows 3.11, or Windows 95.
 - b. Is disabled:
 - (1) Obtain a PCI slot-enabling program from the PCI system BIOS vendor.
 - (2) Install this program on the hard disk.
 - (3) Ensure that the first statement in the AUTOEXEC.BAT file is the executable slot-enabling program and there is a path to this statement.
 - (4) Ensure that the second statement in the AUTOEXEC.BAT file is the executable panel RAM BIOS command and there is a path to this statement.
 - (5) Boot the system, after which it can enter either DOS, Windows 3.11, or Windows 95.



CL-GD7555 Application Alert: Using Extended-Data-Out DRAMs

with the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application alert presents information on using Extended-Data-Out DRAMs (also known as Hyper-Page-Mode DRAMs) with the CL-GD7555 LCD/CRT controller.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

<u>✓</u> CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application alert discusses the type of display memory that can be used with the CL-GD7555 LCD/CRT controller.

2. Extended-Data-Out DRAMs

The CL-GD7555 supports only EDO (Extended-Data-Out) multiple-CAS# DRAMs (also known as Hyper-Page-Mode DRAMs) and not fast-page-mode DRAMs. As a result, Extension register bit GR18[2] must always be set to 1.

The EDO DRAMs can be either a 3.3- or 5.0-V type, since the CL-GD7555 display memory interface can run at either 3.3 or 5.0 V, depending on the voltage level for the display memory interface. The EDO DRAM types preserve read data until the start of either the next display memory CAS# (column-address strobe) or RAS# (row-address strobe), whichever signal comes first.

EDO DRAMs are supported by the CL-GD7555 at the following specified maximum MCLK frequencies at the appropriate core VDD voltage levels:

- MCLK up to 66 MHz for a core VDD of 3.3 V (\pm 0.15 V)
- MCLK up to 80 MHz for a core VDD of 5 V (\pm 0.25 V)

Consequently, for a cycle time of two MCLKs per page, the page cycle is:

- A maximum of 30-ns/page cycle at a core VDD of 3.3 V
- A maximum of 25-ns/page cycle at a core VDD of 5 V

3. Timing

To optimize the timing for the best performance of the EDO DRAMs that are used with the CL-GD7555:

- Refer to Chapter 4 of the *CL-GD7555 Hardware Reference Manual* for the appropriate table that summarizes the timing requirements for the display memory bus interface for a particular system configuration.
- Check the timing and compare it to the manufacturer's specifications for display memory that is to be used.





CL-GD7555 Application Alert: Changes to Support for DRAM Configurations and Display Modes

for the CL-GD7555 LCD/CRT Controller

Portable Graphics Group Cirrus Logic, Inc.

Scope

This application alert documents the changes that have been made to the DRAM configurations and display modes supported by the CL-GD7555 LCD/CRT controller.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

∠ CL-GD7555 (all revisions)

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1996. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application alert discusses changes that have been made to: (1) the type of DRAM configurations that are supported for the display memory used with the CL-GD7555 and (2) the display modes that the CL-GD7555 supports.

2. DRAM Configurations

The CL-GD7555 supports both 1- and 2-Mbyte DRAM configurations for the display memory used with the CL-GD7555. Cirrus Logic does not support a 4-Mbyte DRAM configuration for display memory.

3. Display Modes

The attached pages document changes made to Chapter 4 of the *CL-GD7555 Hardware Reference Manual* since the publication of Version 1.1.



Table 4-2. Cirrus Logic Extended VGA CRT-Only Display Modes (cont.)

| | Extended VGA Display Mode No. (hex) | VESA Display Mode No. (hex) | Color Depth (bits per pixel) | Characters × Rows | Char- acter Cell (pixels) | Resolution (pixels) | Horizontal Freq. (kHz) | Vertical Freq. (Hz) | VCLK (MHz) | MCLK Mini- mum (MHz) | Required CVDD Voltage (Volts) |
|---|---|---|---------------------------------------|----------------------|------------------------------------|------------------------|------------------------------|---------------------------|---------------|-------------------------------|--|
| | | | | | | | 31.5 | 60 | 25 | 50 | 3.3 |
| | 66 | 110 | 0014 | | | | 37.9 | 72 | 31.5 | 50 | 3.3 |
| | 00 | 110 | 32K‡ | _ | _ | 640 × 480 | 37.5 | 75 | 31.5 | 50 | 3.3 |
| | | | | | | | 43.269 | 85 | 36 | 50 | 3.3 |
| | | | | | | | 35.2 | 56 | 36 | 50 | 3.3 |
| | | | | | | | 37.8 | 60 | 40 | 50 | 3.3 |
| | 67 | 113 | 32K‡ | 128 x 48 | 8×16 | 800 × 600 | 48.1 | 72 | 50 | 50 | 3.3 |
| | : | | | | | | 47 | 75 | 49.5 | 50 | 3.3 |
| | | | | | | | 53.674 | 85 | 56.25 | 50 | 3.3 |
| ı | | | | | | | 35.5 | 43i | 44.9 | 50 | 3.3 |
| | | | | | ! | | 48.2 | 60 | 65 | 50 | 3.3 |
| | 68ª | 116 | 32K‡ | 128 x 48 | 8 × 16 | 1024 × 768 | 56 | 70 | 75 | 60 | 3.3 |
| | | | | | | | 60 | 75 | 78.7 | 60 | 3.3 |
| | | | | | | | 68.677 | 85 | 94.5 | 80 | 5.0 |
| ı | 69 ^b | 119 | 32K ≢ | 160- ≭-64 | 8- × -16 | 1280 × 1024 | 48 | 43i | 75 | 50 | 3:3 |
| I | 6Ca | 106 | 16/256K | 160 × 64 | 8×16 | 1280 × 1024 | 48 | 43i | 75 | 50 | 3.3 |
| ı | 6Da | 107 | 256/256K | 160×64 | 8×16 | 1280 × 1024 | 48 | 43i | 75 | 50 | 3.3 |
| | | | 200/200K | 100 × 04 | | 1260 X 1024 | 64 | 60 | 108 | 80 | 5.0 |
| ĺ | | | | | | | 31.5 | 60 | 25 | 50 | 3.3 |
| | 71 | 112 | 16M | 80×30 | 8×16 | 640 × 480 | 37.9 | 72 | 31.5 | 50 | 3.3 |
| | | | | 55 7 55 | 0 / 10 | 040 \ 400 | 37.5 | 75 | 31.5 | 50 | 3.3 |
| | | | | | | | 43.269 | 85 | 36 | 50 | 3.3 |
| 1 | | | | | | | 35.5 | 43i | 44.9 | 50 | 3.3 |
| | | | | | | | 48.3 | 60 | 65 | 50 | 3.3 |
| | ₇₄ a | 117 | 64K | 128 × 48 | 8×16 | 1024 × 768 | 56 | 70 | 75 | 60 | 3.3 |
| | | | | | ĺ | [| 60 | 75 | 78.7 | 60 | 3.3 |
| | | | | | | | 68.677 | 85 | 94.5 | 80 | 5.0 |
| I | 75 ^b | 11A | 64K | 160 × 64 | 8- × -16 | 1280 x 1024 | 48 | 43i | 75 | 60 | 3.3 |



Table 4-2. Cirrus Logic Extended VGA CRT-Only Display Modes (cont.)

| Extended VGA Display Mode No. (hex) | VESA Display Mode No. (hex) | Color Depth (bits per pixel) | Charac- ters × Rows | Char- acter Cell (pixels) | Resolution (pixels) | Horizontal Freq. (kHz) | Vertical Freq. (Hz) | VCLK (MHz) | MCLK Mini- mum (MHz) | Required CVDD Voltage (Volts) |
|---|---|---------------------------------------|------------------------------|------------------------------------|------------------------|------------------------------|---------------------------|---------------|-------------------------------|--|
| | | | | | | 35.2 | 56 | 36 | 50 | 3.3 |
| | | | | | • | 37.8 | 60 | 40 | 50 | 3.3 |
| 78 ^a | 115 | 16M | 100 x 37 | 8×16 | 800 × 600 | 48.1 | 72 | 50 | 60 | 3.3 |
| | | | | | | 47 | 75 | 49.5 | 60 | 3.3 |
| | | | | | | 53.674 | 85 | 56.25 | 66 | 3.3 |
| | | | | | | 35.5 | 43i | 44.9 | 60 | 3. 3 |
| 79 b | 118 | 16M | 128 x 48 | 8 × 16 | 1024 × 768 | 48.3 | 60 | 65 | 80 | 5.0 |
| | | | | | | 56 | 70 | 75 | 80 | 5.0 |

^a A minimum of 2 Mbytes of display memory are required to support all of the capabilities of this display mode.

I

^b A minimum of 4 Mbytes of display memory are required to support all of the capabilities of this display mode.



4.2.2 Flat Panel-Only and SimulSCAN 800 x 600 (SVGA) Display Modes

For 800 x 600 flat panels, the Cirrus Logic VGA BIOS supports flat panel-only and SimulSCAN operations with the standard VGA display modes listed in Section 4.1 and the extended VGA display modes in Table 4-4.

- Within the table, the 'MCLK Minimum' column gives the recommended memory clock frequency at which the CL-GD7555 can run without adverse effects to functionality. Better benchmarks can be achieved with an MCLK frequency higher than the frequency specified.
- DSTN flat panels require display memory for frame accelerator functionality.
- On 800 x 600 flat panels, when expansion to 800 x 600 is disabled, display modes with resolutions less than 800 x 600 are displayed at a 640 x 480 resolution.
- For SimulSCAN operation with a CRT monitor and an 800 x 600 flat panel:
 - Both the CRT monitor and the flat panel must be configured at a minimum to support the resolution of a given display mode during SimulSCAN operation.
 - For the 800 x 600 flat panels, all resolutions use 800 x 600 timing. As a result, even if an 800 x 600 flat panel displays a 640 x 480 display mode, the SimulSCAN operation is not allowed when using a CRT monitor that is configured to a maximum resolution of 640 x 480.

DISPLAY MODES



Table 4-4. Flat Panel-Only and SimulSCAN™ Display Modes for 800 x 600 Flat Panels

| | Extended VGA Display Mode No. (hex) | VESA Display Mode No. (hex) | Color Depth (bits per pixel) | Charac- ters × Rows | Charac- ter Cell (pixels) | Resolution (pixels) | Expand from 640 × 480 to 800 × 600? | Type of Flat Panel | VCLK (MHz) | MCLK Mini- mum (MHz) | Required CVDD Voltage (Volts) |
|---|---|---|---------------------------------------|------------------------------|------------------------------------|------------------------|-------------------------------------|-----------------------|---------------|-------------------------------|--|
| ı | 58, 6Aa | 102 | 16/256K | 100×37 | 8×16 | 800 × 600 | _ | DSTN | 40 | 60 | 3.3 |
| | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 5C | 103 | 256/256K | 100×37 | 8×16 | 800 × 600 | | DSTN | 40 | 60 | 3.3 |
| | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 5E | 100 | 256/256K | 80×25 | 8×16 | 640×400 | Yes | DSTN | 40 | 60 | 3.3 |
| | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 5F | 101 | 256/256K | 80×30 | 8×16 | 640 × 480 | Yes | DSTN | 40 | 60 | 3.3 |
| | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 64 | 111 | 64K | 80×30 | 8×16 | 640 × 480 | Yes | DSTN | 40 | 60 | 3.3 |
| | | | | | | | 103 | TFT | 40 | 50 | 3.3 |
| | 65 | 114 | 64K | 100×37 | 8 × 16 | 800 × 600 | _ | DSTN | 40 | 60 | 3.3 |
| | | | | | | | | TFT | 40 | 50 | 3.3 |
| ľ | 66 | 110 | 32Kb | 80×30 | 8×16 | 640×480 | Yes | DSTN | 40 | 60 | 3.3 |
| - | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 67 | 113 | 32K ^b | 100×37 | 8×16 | 800 × 600 | _ | DSTN | 40 | 60 | 3.3 |
| - | | | | | | | | TFT | 40 | 50 | 3.3 |
| | 71 | 112 | 16M | 80×30 | 8×16 | 640×480 | Yes | DSTN | 40 | 66 | 3.3 |
| - | | | | | | | | TFT | 40 | 50 | 3.3 |
| , | 78° | 115 | 16M | 100×37 | 8×16 | 800 × 600 | _ [| DSTN | 40 | 66 | 3.3 |
| Ĺ | | | | | | | | ाना | 40 | 50 | 3.3 |

a Graphics display mode 6Ah must be used, rather than graphics display mode 58h, for application programs to retain compatibility with other VGA BIOS products.

^b This display mode is 32K direct-color packed-pixel.

[[] C A minimum of 2 Mbytes of display memory are required to support all the capabilities of this display mode.



4.2.3 Flat Panel-Only and SimulSCAN 1024 x 768 (XGA) Display Modes

For 1024 x 768 flat panels, the Cirrus Logic VGA BIOS supports flat panel-only and SimulSCAN operations with the standard VGA display modes listed in Section 4-1 and the extended VGA display modes in Table 4-5.

- Within the table, the 'MCLK Minimum' column gives the recommended memory clock frequency at which the CL-GD7555 can run without adverse effects to functionality. Better benchmarks can be achieved with an MCLK frequency higher than the frequency specified.
- Graphics display mode 6Ah must be used, rather than graphics display mode 58h, for application programs
 to retain compatibility with other VGA BIOS products.
- For SimulSCAN operation with 1024 x 768 panels, both the CRT monitor and the flat panel must be configured at a minimum to support the resolution of a given display mode during SimulSCAN operation.

Table 4-5. Flat Panel-Only and SimulSCAN Display Modes for 1024 x 768 Flat Panels

| | Extended VGA Display Mode Number (hex) | VESA Display Mode Number (hex) | Color Depth (bits per pixel) | Characters × Rows | Charac- ter Cell (pixels) | Resolution (pixels) | Expand from 640 × 480 to 800 × 600? | Type of Flat Panel | VCLK (MHz) | MCLK Mini- mum (MHz) | Required CVDD Voltage (Volts) |
|---|---|--|---------------------------------------|---------------------|------------------------------------|------------------------|-------------------------------------|-----------------------|---------------|-------------------------------|--|
| ۱ | 58, 6Aª | 102 | 16/256K | 100×37 | 8 × 16 | 800 × 600 | - | TFT | 65 | 50 | 3.3 |
| | 5C | 103 | 256/256K | 100 × 37 | 8×16 | 800 × 600 | _ | TFT | 65 | 50 | 3.3 |
| | 5D | 104 | 16/256K | 128 × 48 | 8×16 | 1024×768 | - | TFT | 65 | 50 | 3.3 |
| | 5E | 100 | 256/256K | 80×25 | 8×16 | 640 × 400 | Yes | TFT | 65 | 50 | 3.3 |
| | 5F | 101 | 256/256K | 80×30 | 8×16 | 640 × 480 | Yes | TFT | 65 | 50 | 3.3 |
| | 60 | 105 | 256/256K | 128 × 48 | 8×16 | 1024×768 | _ | TFT | 65 | 50 | 3.3 |
| | 64 | 111 | 64K | 80×30 | 8×16 | 640 × 480 | Yes | TFT | 65 | 50 | 3.3 |
| | 65 | 114 | 64K | 100×37 | 8×16 | 800 × 600 | - | TFT | 65 | 50 | 3.3 |
| | 66 | 110 | 32Kb | 80×30 | 8×16 | 640 × 480 | Yes | TFT | 65 | 50 | 3.3 |
| | 67 | 113 | 32K ^b | 100×37 | 8×16 | 800 × 600 | - | TFT | 65 | 50 | 3.3 |
| | 68 | 116 | 32Kb | 128×48 | 8×16 | 1024 × 768 | _ | TFT | 65 | 50 | 3.3 |
| | 71 | 112 | 16M | 80×30 | 8×16 | 640 × 480 | Yes | TFT | 65 | 50 | 3.3 |
| - | 74 | 117 | 64K | 128 × 48 | 8×16 | 1024×768 | _ | TFT | 65 | 50 | 3.3 |
| | 78° | 115 | 16M | 100×37 | 8×16 | 800 × 600 | - | TFT | 65 | 50 | 3.3 |
| | 79 | 118 | 16M | 128 x 48 | 8 -x -16 | 1024 × 768 | - | 1 1 | 65 | 80 | 5.0 |

a Graphics display mode 6Ah must be used, rather than graphics display mode 58h, for application programs to retain compatibility with other VGA BIOS products.

^b This display mode is 32K direct-color packed-pixel.

C A minimum of 2 Mbytes of display memory are required to support all the capabilities of this display mode.



Programming the LCD Power-Sequencing Time Delay

for the CL-GD7555 LCD/CRT Controller

Graphics Company - Portable Graphics Group Cirrus Logic, Inc.

Scope

This application alert presents information not found in previous documentation for the CL-GD7555 LCD/CRT controller.

Applicability

This document is intended to be used in conjunction with applicable CL-GD7555 documentation to aid the system designer.

This document applies to the following products:

✓ CL-GD7555

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1997. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



1. Introduction

This application alert identifies a restriction that applies to programming the CL-GD7555 LCD power-sequencing time delays.

2. Statement of Issue

Currently, the CL-GD7555 meets various panel power-sequencing requirements as follows. By setting Extension register CR8C to different values, corresponding LCD power-sequencing delays result. (Refer to Figure 1 and Table 1.) The Cirrus Logic VGA BIOS sets the default power-sequencing time delays to 32 ms between all signals (that is, CR8C[7:0] = 00h).

However, there is one restriction in programming the timing delays. All the delay settings between the different power sequencing signals must be set to the same value. For example, all the different time delays $(t_{D1},\,t_{D2},\,t_{D3},\,t_{D4})$ must all be programmed to either 32 ms, 4 ms, 1 ms, or 256 ms. The time delays cannot be simultaneously set to different values.

3. Solution

Beginning with CL-GD7556 and all future products, all the different time delays (t_{D1} , t_{D2} , t_{D3} , t_{D4}) are to be individually programmable independent of each other to further increase design flexibility.



| *CF | R8C | | |
|-----|-----|---|---|
| [7] | [6] | | |
| [5] | [4] | Settings for Extension Register CR8C | Delay Between Beginning of Specified Signals |
| [3] | [2] | | |
| [1] | [0] | | |
| 0 | 0 | CR8C[7:0]=00h | 32 ms |
| 0 | 1 | CR8C[7:0]=55h | 4 ms |
| 1 | 0 | CR8C[7:0]=AAh | 1 ms |
| 1 | 1 | CR8C[7:0]=FFh | 256 ms |

Table 1. Register CR8C

Note: *CR8C[7:6], CR8C[5:4], CR8C[3:2], and CR8C[1:0] must all be set to same values.




Figure 1. Flat Panel Power-Up and Power-Down Delay Settings

Advance Errata Note — 7555-ERR-1, Rev. 1.00

Errata Note

for the CL-GD7555-CF LCD/CRT Controller

Portable Graphics Group Graphics Company Cirrus Logic, Inc.

CIRRUS LOGIC CONFIDENTIAL!

Scope and Applicability

This note presents errata for the Cirrus Logic CL-GD7555-CF LCD/CRT controller. This document contains information that is of a confidential nature and is not to be reproduced, copied, or redistributed in any manner.

Related Documents

- CL-GD7555 Reference Manuals

© Copyright — Cirrus Logic Inc. 1997. All rights reserved.

This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.

Version 1.00 March 3, 1997



Product described: CL-GD7555-CF

Errata revision:: 1.00 Supersedes: None

Date: January 10, 1997

Page count: 4

Remedy:



The following is the list of known deviations of the CL-GD7555-CF from its design specification, as of the date of the publication of this document.

1. Video Window Issues

1.1 Video Window Artifacts in 1024 x 768 Display Modes

<u>Issue</u>: When the following are true:

- CVDD is +3.00 V
- The temperature of the chip case is 90° C
- The VCLK frequency is at 65 MHz

Then: Artifacts such as flashing lines or repeating video data appear inside the video window.

Remedy: To secure the operational margin, in a 1024 × 768 non-interlaced display mode, reduce the VCLK to 62 MHz. As a result, the vertical refresh rate is set to 59 Hz.

NOTE: The operating voltages of the CL-GD7555 are as follows:

For 3.3-V operation: +3.3 V ± 0.15V
 For +5.0-V operation: +5.0V ± 0.25V

1.2 Video Window Noise Caused by Vertical Interpolation Failure

<u>Issue</u>: When the CVDD is less than 3.6 V and VCLK frequency is 65 MHz, vertical interpolation fails, which causes noise (that is, horizontal lines) within a video window.

when the CVDD is $+3.3 \text{ V} \pm 0.15 \text{V}$ and the VCLK frequency is higher than 52 MHz, ver-

tical interpolation is disabled by the Cirrus Logic video driver.

2. PCI Clock Rate Reduction Issues

<u>Issue</u>: When the PCI clock frequency is set to less than 30% of MCLK frequency, then a host CPU write to display memory can cause a system to lock up, even when Extension reg-

ister bit SR23[5] is set to 1. (This lockup also occurs on the CL-GD7555 revision CE.)

Remedy: Before reducing the PCI clock frequency, Extension register bit SRF[6] must first be set to 1.

Errata Note

for the CL-GD7556-AB LCD/CRT Controller

Portable Graphics Group Graphics Company Cirrus Logic, Inc.

CIRRUS LOGIC CONFIDENTIAL!

Scope and Applicability

This note presents errata for the Cirrus Logic CL-GD7556-AB LCD/CRT controller. This document contains information that is of a confidential nature and is not to be reproduced, copied, or redistributed in any manner.

Related Documents

- CL-GD7556 Reference Manuals

© Copyright — Cirrus Logic Inc. 1997. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Product described: CL-GD7556-AB

Errata revision: 1.01 Supersedes: None

Date: March 3, 1997

Page count: 4



The following is the list of known deviations of the CL-GD7556-AB from its design specification, as of the date of the publication of this document.

1. Hardware Configuration Issues

1.1 Issue 1: Both Pull-Down and Pull-Up Resistors Must Be Used for Hardware Configuration

<u>lssue</u>:

To configure the CL-GD7556-AB hardware configuration pins (including the panel type switch pins), as necessary connect the configuration pins to either pull-down resistors ranging from 4.7K to 6.8K Ω or pull-up resistors ranging from 10K to 20K Ω . (The pull-up resistors in the input pads necessitate the use of the pull-down resistors.) When:

- A pull-down resistor is connected, the configuration pin reads 0.
- A pull-up resistor is connected, the configuration pin reads 1.

Remedy:

As required for a particular configuration of the CL-GD7556-AB, connect a pull-down or a pull-up resistor to each appropriate CL-GD7556-AB hardware configuration pin.

In the next revision of the CL-GD7556 silicon, the pull-up resistors in the CL-GD7556 inputs pads are to be removed. With this fix, only pull-up resistors need be connected as required.

1.2 Issue 2: Errors in Interpretting the PCI Demonstration Board Hardware Configuration Table

Issue:

Because of the pull-up resistors that already exist in the inputs pads of the CL-GD7556-AB chip, these Cirrus Logic PCI Demonstration Boards have been reworked:

- GDB 7555X-E-DM1-1
- GDB 7555X-A-DM2-1

The rework to the Demonstration Boards has resulted in errors in interpretting the hardware configuration table that appears on the back of the Demonstration Boards.

Remedy:

When using the CL-GD7556-AB with the PCI Demonstration Board, interpret the hardware configuration table as follows:

- 1 = Open (or OFF)
- 0 = Closed (or ON)

In the next revision of the CL-GD7556 silicon, the pull-up resistors in the CL-GD7556 inputs pads are to be removed.

NOTE: When the CL-GD7556 silicon is fixed, the Demonstration Boards must have the above-mentioned rework removed. Furthermore, the interpretation of the hardware configuration table is to revert to the original interpretation (that is, 1 = Closed and 0 = Open).



2. High Suspend-Mode Current

<u>Issue</u>: The suspend-mode current is approximately 15 mA. The cause of this high suspend-mode

current is the pull-ups in the input pads described above.

Remedy: In the next revision of the CL-GD7556 silicon, the pull-up resistors in the CL-GD7556

inputs pads are to be removed. With this fix, the suspend current decreases to approxi-

mately 500 uA.

3. V-Port Memory Write Error

<u>Issue</u>: Vertical lines appear inside the video window when both the following are true:

MCLK is approximately 80 MHz.

Video data are fed from the V-Port to the video window.

These unwanted vertical lines are caused by memory write errors in the V-Port operation.

Remedy: To eliminate the vertical lines when using the CL-GD7556-AB silicon, MCLK must be

decreased to approximately 75 MHz. In the next revision of the CL-GD7556 silicon, this issue is to be fixed.

Improper Vertical Timing Control for On-Chip TV-Out

<u>Issue</u>: An unstable image on a TV-type display device occurs as a result of both the vertical blank-

ing control and the vertical synchronization control not being properly implemented in the

CL-GD7556 on-chip TV-Out circuitry.

Remedy: None at the present. The impact of this artifact is minimal. In the next revision of the CL-

GD7556 silicon, this issue is to be fixed.

5. ESD Fails on Two Pins

Issue: The electro-static discharge test fails on the these two pins: the RESET# pin (pin 55) and

the VREF pin (pin 115). These pins fail as follows:

ESD test fails at 50 V in the machine model. (The specification is 200 V.)

ESD test fails at 1.5 V in the human body model. (The specification is 2000 V.)

Remedy: None at the present. In the next revision of the CL-GD7556 silicon, this issue is to be fixed.

6. PCI Clock Rate Reduction Issues

Issue: When the PCI clock frequency is set to less than 30% of MCLK frequency, then a host

CPU write to display memory can cause a system to lock up, even when Extension register bit SR23[5] is set to 1. (This lockup also occurs on CL-GD7555 revision CE and CF.)

Remedy: Before reducing the PCI clock frequency, Extension register bit SRF[6] must first be set to 1.

4.

Errata Note

for the CL-GD7556-AC LCD/CRT Controller

Portable Graphics Group Graphics Company Cirrus Logic, Inc.

CIRRUS LOGIC CONFIDENTIAL!

Scope and Applicability

This note presents errata for the Cirrus Logic CL-GD7556-AC LCD/CRT controller. This document contains information that is of a confidential nature and is not to be reproduced, copied, or redistributed in any manner.

Related Documents

- CL-GD7556 Reference Manuals

© Copyright — Cirrus Logic Inc. 1997. All rights reserved. This document describes a potential application of Cirrus Logic Inc. integrated circuits. No warranty is given for the suitability of the circuitry or program code described herein for any purpose other than demonstrating functional operation. The information contained in this document is subject to change without notice.



Product described:

CL-GD7556-AC

Errata revision:

1.01

Supersedes:

1.0.0 (Errata Note CL-GD7556-AB)

Date:

March 3, 1997

Page count:

1



The following is the list of known deviations of the CL-GD7556-AC from its design specification, as of the date of the publication of this document.

1. Relatively High Suspend-Mode Current

<u>Issue</u>: The suspend-mode power consumption is approximately 6 mW. This value is about:

- 20% more than that of the CL-GD7555-CF at 5 V
- 2.5 times that of the CL-GD7555-CF at 3.3 V

Remedy: None at the present.

| CO |
|--------|
| ğ |
| 7 |
| \sim |

| Q |
|---------------|
| 7 |
| Jah. |
| ្មព |
| |
| _ |
| Ξ |
| <u> </u> |
| |
| |
| > |
| <u>u</u> |
| ב |
| Ē |
| ē |
| |
| C |
| 4 |
| ų |
| Ç |
| rface |
| + |
| 7 |
| ~ |
| |
| _ |
| |
| Œ |
| ane |
| 7 |
| - |
| |
| |
| 12 |
| T. |
| 75 |
| ~ |
| |
| G |
| U |
| נור |
| |
| ರ |
| $\overline{}$ |

| CLEC LIMG 9600 ZWCC LIMG 973CWFC LIMG 970C ZWCC LIMG 970C ZWCC G8DC-96 G | DB-44 | | 7 | | FPD | Hitachi | Litoobi | Literation | |
|--|-------------|--------------|---------------|---------------------|---|--------------------------|--------------------------|--|---|
| 160 FP2 | Maxon # | | ر دا- د | 10/55× | LHD 102T-10 | LMG 5278 XUFC | LMG 9600 ZWCC | I MG 9720 XUEC | Hitachi I MG 0791 VI IEC |
| Property Property | MDH-BA-44P | | L | - F | 640 x 480 | 640 x 480 | 800 × 600 | 640 x 480 | 640 x 480 |
| 150 FP2 Data B4 (Pin 31) 161 FP4 Data Baile B6 (Pin 30) 162 FP5 Data B7 (Pin 20) 163 FP6 Data B7 (Pin 20) 164 FP6 Data B7 (Pin 20) 168 FP10 Data B7 (Pin 20) 169 FP11 Data B7 (Pin 10) 172 FP12 Data B7 (Pin 10) 174 FP12 Data B7 (Pin 10) 175 FP16 Data B7 (Pin 10) 176 FP17 Data B7 (Pin 10) 177 FP16 Data B7 (Pin 10) 178 FP17 Data B7 (Pin 10) 179 FP18 Data B7 (Pin 10) 170 FP19 Data B7 (Pin 10) 171 FP10 Data B7 (Pin 10) 172 FP10 Data B7 (Pin 10) 173 FP14 Data B7 (Pin 10) 174 FP16 Data B7 (Pin 10) 175 FP16 Data B7 (Pin 10) 176 FP17 Data B7 (Pin 10) 177 FP18 Data B7 (Pin 10) 178 FP19 Data B7 (Pin 10) 179 FP10 Data B7 (Pin 10) 170 FP10 Data B7 (Pin 10) 170 FP10 Data B7 (Pin 10) 170 FP10 Data B7 (Pin 10) 171 FP20 Data B7 (Pin 10) 172 FP10 Data B7 (Pin 10) 173 FP20 Data B7 (Pin 10) 174 FP20 Data B7 (Pin 10) 175 FP10 Data B7 (Pin 10) 176 FP20 Data B7 (Pin 10) 177 FP20 Data B7 (Pin 10) 178 FP20 Data B7 (Pin 10) 179 FP20 Data B7 (Pin 10) 170 FP20 Data B7 (P | Pin #'8 | Pin #'s | _ [: | | C16MSS-24 | M2DD-8 | C8DD-16 | C8DD-8 | CRDD-16 |
| 100 FP-5 Usata B5 (Pin 30) 101 FP-4 Data B5 (Pin 30) 102 FP-5 Data B5 (Pin 20) 103 FP-1 Data B5 (Pin 20) 104 FP-1 Data B5 (Pin 20) 105 FP-1 Data B5 (Pin 20) 107 FP-1 Data B5 (Pin 20) 108 FP-1 Data B5 (Pin 20) 109 FP-2 Data B5 (Pin 20) 109 FP-2 Data B5 (Pin 30) 100 FP-2 Data B5 (Pin 30) 100 FP-2 Data B5 (Pin 30) 100 FP-2 Data B1 (Pin 10) 100 FP-2 Data B1 (Pin | - - | 159 | 772 | Data | B4 (Pln 31) | LD0 (p12) | LD0 (CN2-pin 16) | LD0 (CN1-pln 12) | LD0 (CN1-pln 12) |
| 100 FPT Data B6 (Fin 29) 160 FPE Data B6 (Fin 29) 160 FPE Data B6 (Fin 20) 160 FPE Data B6 (Fin 20) 160 FPE Data B7 (Fin 20) 160 FPE Data B7 (Fin 20) 170 FPE Data B7 (Fin 20) 171 FPE Data B7 (Fin 20) 172 FPE Data B7 (Fin 20) 173 FPE Data B7 (Fin 20) 174 FPE B7 (Fin 20) 175 FPE B | 4 0 | 200 | 200 | Data | B5 (Pin 30) | LD1 (p13) | LD1 (CN2-pin 17) | LD1 (CN1-pln 13) | LD1 (CN1-pin 13) |
| 100 FP9 Data BT (Fin 20) 168 FP9 Data G6 (Fin 20) 168 FP10 Data G6 (Fin 20) 169 FP11 Data G6 (Fin 19) 172 FP13 Data G7 (Fin 14) 164 FP7 Data G7 (Fin 14) 164 FP7 Data G7 (Fin 14) 173 FP14 Data G7 (Fin 14) 174 FP15 Data G7 (Fin 14) 175 FP16 Data G7 (Fin 14) 174 FP15 Data G7 (Fin 14) 175 FP16 Data G7 (Fin 14) 174 FP15 Data G7 (Fin 14) 175 FP16 Data G7 (Fin 14) 175 FP16 Data G7 (Fin 14) 176 FP17 Data G7 (Fin 14) 177 FP15 Data G7 (Fin 14) 187 FP16 Data G7 (Fin 14) 188 FP17 Data G7 (Fin 15) 188 FP26 Data G7 (Fin 15) 189 FP26 Data G7 (Fin 15) 180 FP26 Data G7 (Fin 15) 180 FP26 Data G7 (Fin 15) 180 FP27 Data G7 (Fin 15) 180 FP26 Data G7 (Fin 15) 180 FP27 Data G7 (Fin 14) 180 FP27 Data G7 (Fin 14) 181 FP27 Data G7 (Fin 15) 182 FP28 Data G7 (Fin 15) 183 FP27 Data G7 (Fin 15) 184 FP28 Data G7 (Fin 15) 185 FP27 Data G7 (Fin 15) 186 FP28 Data G7 (Fin 15) 187 FP29 Data G7 (Fin 15) 188 FP29 Data G7 (Fin 15) 189 FP29 Data G7 (Fin 15) 180 FP28 Data G7 (Fin 15) 180 FP29 Data G7 (Fin 15) 180 FP29 Data G7 (Fin 15) 180 FP29 Data G7 (Fin 15) | 2 | 5 5 | 174 | Data | B6 (Pin 29) | LD2 (p14) | LD2 (CN2-pln 18) | LD2 (CN1-pin 14) | LD2 (CN1-pín 14) |
| 100 | + 4 | 100 | 200 | Data | B7 (Pin 28) | LD3 (p15) | LD3 (CN2-pin 19) | LD3 (CN1-pin 15) | LD3 (CN1-pin 15) |
| 169 FP11 Data GS (Pin 29) 169 FP11 Data GS (Pin 29) 172 FP12 Data GS (Pin 14) 173 FP12 Data GS (Pin 14) 184 FP7 Data GS (Pin 24) 185 FP6 Data GS (Pin 24) 175 FP16 Data GS (Pin 25) 176 FP16 Data GS (Pin 25) 177 FP16 Data GS (Pin 25) 185 FP16 Data GS (Pin 25) 185 FP26 Data GS (Pin 24) 185 FP27 Data GS (Pin 25) 185 FP24 Data GS (Pin 25) 185 FP24 Data GS (Pin 25) 185 FP24 Data GS (Pin 24) 185 FP26 Data GS (Pin 25) 186 FP26 Data GS (Pin 25) 187 FP26 Data GS (Pin 25) 188 FP27 Data GS (Pin 25) 189 FP26 Data GS (Pin 25) 180 FP26 Data GS (Pin 25 | 9 4 | 167 | 041 | Data | G4 (Pin 21) | (Bd) OOO | LD4 (CN2-pin 20) | UD0 (CN1-pin 8) | LD4 (CN2-pin 6) |
| 150 FP1 Data GB (FIN 19) 150 FP1 Data GB (FIN 19) 151 FP1 Data GB (FIN 19) 152 FP1 Data GB (FIN 19) 153 FP6 Data GB (FIN 19) 154 FP7 Data GB (FIN 19) 155 FP1 Data GB (FIN 11) 156 FP1 Data GB (FIN 11) 157 FP1 Data GB (FIN 11) 158 FP1 Data GB (FIN 11) 159 FP1 Data GB (FIN 11) 150 FP3 Data GB (FIN 11) 151 FP1 Data GB (FIN 11) 152 FP1 Data GB (FIN 11) 153 FP1 Data GB (FIN 11) 154 FP1 Data GB (FIN 11) 155 FP0 GB (FIN 11) 156 FP3 Data GB (FIN 11) 157 FP0 GB (FIN 11) 158 FP1 Data GB (FIN 11) 159 FP2 Data GB (FIN 11) 150 FP3 Data GB (FIN 1 | 2 | 9 | ED40 | Data | G5 (Pin 20) | (pg) | LD5 (CN2-pin 21) | UD1 (CN1-pln 9) | LD5 (CN2-pin 7) |
| 170 FP12 Data BR FP Data 170 FP12 Data BR FP Data 170 FP12 Data BR FP FP Data 170 FP12 Data BR FP FP Data 170 FP15 Data BR FP FP FP FP FP FP FP F | α | 2 | ED14 | Cala | G6 (Pin 19) | UD2 (p10) | LD6 (CN2-pin 22) | UD2 (CN1-pin 10) | LD6 (CN2-pin 8) |
| 17.2 17.3 Data B.2 (Pin 13) 164 FP7 | 0 | 12 | 2013 | Cala | G/ (Pin 28) | UD3 (p11) | LD7 (CN2-pin 23) | UD3 (CN1-pin 11) | LD7 (CN2-pin 9) |
| 154 F71 Data Data Data 154 F71 Data 154 F71 Data 175 F72 Data 135 F72 Data 137 F72 Data 137 F72 Data 137 F72 Data 144 F72 Data 144 F72 Data 145 F72 Data | 5 | 12 | 2010 | Data | H3 (Pin 13) | | UD7 (CN1-pln 15) | | UD7 (CN2-pln 4) |
| 150 FPF Data G3 (Fln 24) 175 FP16 Data G3 (Fln 24) 175 FP16 Data G3 (Fln 24) 175 FP16 Data G4 (Fln 19) 175 FP14 Data FP14 Data FP14 Data FP18 Data FP18 Data FP18 Data FP18 Data FP18 G1 (Fln 25) 156 LF2 Frame Clock FLM (Pln 47) 156 FP28 FP28 G1 (Fln 26) G | 2 = | 184 | 202 | Data | HZ (Pin 14) | | UD6 (CN1-pin 14) | | UD6 (CN2-pin 3) |
| 175 FP16 Data Right Pin 24 176 FP16 Data Right Pin 25 177 FP16 Data Right Pin 10 173 FP16 Data Right Pin 10 173 FP17 Data Right Pin 10 174 FP15 Data Right Pin 10 175 FP17 Data Right Pin 10 175 FP17 Data Right | ç | 5 5 | 1 | Dala | G3 (Pin 23) | | UD5 (CN1-pin 13) | | UD5 (CN2-pin 2) |
| 175 FP15 Data R7 (Pin 8) 176 FP15 Data R6 (Pin 9) 177 FP15 Data R6 (Pin 11) 185 FPVDCLK Shift Clock CLK (Pin 2) 186 FP1 Data G1 (Pin 26) 187 FP18 Data G1 (Pin 26) 188 FP1 Data G1 (Pin 26) 189 FP1 Data G1 (Pin 26) 190 FP18 Data G1 (Pin 36) 190 FP2 Data G1 (Pin 36) | 4 5 | 3 5 | 2 2 | Cara | G2 (Pin 24) | | UD4 (CN1-pln 12) | | UD4 (CN2-pin 1) |
| 174 FP16 Data R6 (Pin 9) 173 FP14 Data R6 (Pin 10) 155 FPVDCLK Shift Clock CLK (Pin 25) 156 FP3 Data G1 (Pin 25) 156 FP3 Data G1 (Pin 25) 157 FP18 Data G1 (Pin 25) 157 FP18 Data G1 (Pin 25) 158 FP2 Data G1 (Pin 26) 158 FP3 Data G1 (Pin 26) 159 FP19 Data G1 (Pin 26) 150 FP19 Data G1 (Pin 26) 151 FP19 Data G1 (Pin 26) 152 FP19 Data G1 (Pin 26) 153 FP19 Data G1 (Pin 26) 153 FPVC CIN C Enable Contrast CONTROS Switched + Contrast CONTROS Switched + Contrast CONTROS Switched + Contrast G1 (Pin 34) 150 FP2 Data G1 (Pin 16) G1 (Pin 16) 151 FP2 Data G1 (Pin 16) G1 (Pin 16) 152 FP2 Data G1 (Pin 16) G1 (Pin 16) 153 FP2 Data G1 (Pin 16) G1 (Pin 16) 154 FP2 Data G1 (Pin 16) G1 (Pin 16) 155 FP2 Data G1 (Pin 16) G1 (Pin 16) 150 FP2 Data G1 (Pin 16) G1 (Pin 16) 151 FP2 Data G1 (Pin 16) G1 (Pin 16) 152 FP2 Data G1 (Pin 16) G1 (Pin 16) G1 (Pin 16) 154 FP2 Data G1 (Pin 16) G1 (Pin 16) G1 (Pin 16) G1 (Pin 16) 155 FP2 Data G1 (Pin 16) G1 (Pi | 2 | 2 | 1111 | Data | R7 (Pin 8) | | UD3 (CN1-pin 11) | | UD3 (CN1-pln 11) |
| 174 FP15 Data R5 (Pin 10) 174 FP18 Data R4 (Pin 11) 155 FP19 Data GI (Pin 25) 156 LFS Frame Clock GIK (Pin 4) 156 LFS Frame Clock GIK (Pin 3) 156 LFS Frame Clock FLM (Pin 4) 156 LFS Frame Clock FLM (Pin 4) 157 FP0 Data Backlight (A12) Backlight (A12) 158 FP19 Data Backlight (A12) Backlight (A12) 150 FP19 Data Backlight (A12) Backlight (A12) 151 FP2 Data Data Backlight (A12) 152 FP0 Data Backlight (A12) Backlight (A12) 153 FPV CC Enable Data Backlight (A12) 154 FP31 Data Data Backlight (A12) 155 FP0 Data Backlight (A12) Backlight (A12) 156 FP2 Data Backlight (A12) Backlight (A12) 157 FP0 Data Backlight (A12) Backlight (A12) 158 FP2 Data Backlight (A12) Backlight (A12) 159 FP2 Data Backlight (A12) Backlight (A12) 150 FP2 Data Backlight (A13) 151 FP2 Data Backlight (A13) 152 FP2 Data Backlight (A13) 153 FP2 Data Backlight (A13) 154 FP2 Data Backlight (A13) 155 FP2 Data Backlight (A13) 156 FP2 Data Backlight (A13) 157 FP2 Data Backlight (A13) 158 FP2 Data Backlight (A13) 159 FP2 Data Backlight (A13) 150 FP2 Data Backlight (A13) 151 FP2 Data Backlight (A13) 152 FP2 Data Backlight (A13) 154 FP2 Data Backlight (A13) 155 FP2 Data Backlight (A13) 156 FP2 Data Backlight (A13) 157 FP2 Data Backlight (A13) 158 FP2 Data Backlight (A13) 159 FP2 Data Backlight (A13) 150 FP2 Data Backlight (A13) 150 FP2 Data Backlight (A13) 151 FP2 Data Backlight (A13) 152 FP2 Data Backlight (A13) 153 FP2 Data Backlight (A13) 154 FP2 Data Backlight (A13) 155 FP2 Data Backlight (A13) 156 FP2 Data Backlight (A13) 157 FP2 Data Backlight (A13) 158 FP2 Data | - | 0 | 914 | Data | R6 (Pin 9) | | UD2 (CN1-pln 10) | | (102 (CN1-pin 10) |
| 173 FP14 Data Data FP14 Data FP18 Data G1 (Pin 25) 156 LF3 | 0 | 4/ | 5175 | Data | R5 (Pin 10) | | UD1 (CN1-pin 9) | | LOT (CN1-pip 0) |
| 155 FPVDCLK Shift Clock 151 FPVDCLK Shift Clock 151 FP18 Data G1 (Pin 25) 151 FP18 Data B9 (Pin 35) 152 FPDE C17 (SYNC C17 (SY | 16 | 133 | FP14 | Data | R4 (Pin 11) | | UDO (CN1-pln 8) | | (Guid-INO) IGO |
| 131 FP18 Data G1 (Fin 25) | 18 | 155 | FPVDCLK | Shift Clock | CLK (Pin 2) | CP (nin 3) | CI 9 (CN14 pin 8) | 10 10 10 10 10 10 10 10 10 10 10 10 10 1 | OLD (CN1-pin 8) |
| 156 LFS Frame Clock FLM (Pin 13) 158 FP1 Data Data Ba (Pin 38) 114 VSTVIC CMT VEYVIC ENABLE Ba (Pin 38) 115 FPDE Display Enable ENAB (Pin 43) 116 HSYNIC CMT HSYNIC CMT HSYNIC 117 HSYNIC CMT HSYNIC CMT HSYNIC 118 FP19 Data Switched Logic ENAB (Pin 14) 119 FP19 Data Backlight (+12) ESV (P 38, 39, 40), 84 (P 46), ENAM (P 46 | 50 | 2 | FP18 | Data | (31 (Pin 95) | 200 | OTHER (ONLY) | CLZ (CIN I-PIII 3) | CLZ (CN1-pin 3) |
| 158 FP1 Data B1 (Pln 18) | 22 | 156 | FS | Frame Clock | CIALIDIA A | 1,1100 | i | | |
| 114 VSYNC CAT VSYNC Enable ENAB Fin 35 125 FPDE Display Enable ENAB Fin 36 126 FPDE Switched NEG ENAB Fin 43 127 FPOE Switched POS Estimated Neg Enable ENAB Fin 45 128 FPUE Switched POS Estimated Neg Estima | 23 | 25 | ED1 | Data | C-(M) (F) (F) | FHAME (pin 1) | FLM (CN1-pin 1) | FLM (CN1-pin 1) | FLM (CN1-pin 1) |
| 114 VSYNC State 152 FPDE Display Enable ENAB (Pin 436) 112 HSYNC CRT HSYNC ENAB (Pin 436) - VEE Switched NEG GO (Pin 26) - VBB Switched Logic +5V (P 38, 39, 40), 84 (P 46), E - VBKLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 46), E - VBMLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 46), E - VBMLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 46), E - SWICHER CONTROL VCC Enable DE (Pin 4) - VBMLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 46), E - SWICHER CONTROL VCC Enable DE (Pin 4) - CONTPOS Switched - Contrast DE (Pin 4) - CONTPOS Switched - Contrast B2 (Pin 4) - Ground Bata 136 - Ground Bata 136 - Ground Bata Bata - Ground <td>200</td> <td>3</td> <td></td> <td>Data</td> <td>B3 (Pin 33)</td> <td></td> <td></td> <td></td> <td></td> | 200 | 3 | | Data | B3 (Pin 33) | | | | |
| 114 VSYNC CRT VSYNC 115 HeVEYNC CRT FSYNC 115 HeVEYNC CRT FSYNC 115 HeVEYNC CRT FSYNC 115 HeVEYNC CRT FSYNC 115 FP19 Data 116 FP31 Data 116 FP31 Data 116 FP31 Data 116 FP31 Data 117 FP20 Data 118 FP26 Data 118 FP27 Data 118 FP27 Data 118 FP28 Data 118 FP29 Data 118 FP28 Data 118 FP29 Data 118 | 47 | | | |) OG | | | | |
| 152 FPDE Display Enable ENAB (Pin 43) 112 HSYNC CAFT HSYNC Milched NEG GPIn 26) 132 FP19 Data GO (Pin 26) 14 FP31 Data GO (Pin 26) 15 VBBLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 46), Ed) 16 FP31 Data Data DE (Pin 46), Ed) 153 LCLK Line clock LP (Pin 4) DE (Pin 50) 153 LCLK Line clock LP (Pin 4) DE (Pin 50) 153 FPVEE VEE Enable DE (Pin 50) 153 FPVEE VEE Enable DE (Pin 50) 153 FPVEE VEE Enable DE (Pin 49), Ed 155 FPVEC VCC Enable DE (Pin 40), Ed 155 FPVEC VCC Enable DE (Pin 50) 156 FPVC VCC Enable DE (Pin 16) 157 FPVC VCC Enable DE (Pin 16) 158 FP26 Data DA (Pin 16) | 25 | = | VSYNC | | | | | | |
| 112 HSYNC CRIT HSYNC CRIT HSYNC | 26 | 152 | | | ENAB (Pin 43) | | | | |
| . VEE Switched NEG 132 FP19 Data GO (Pin.26) . VBKLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 48), E . VBKLT Backlight (+12) +5V (P 38, 39, 40), 84 (P 48), E 146 FP31 Data LP (Pin.4), B 123 LCLX LLR clock LP (Pin.4), B 125 FPVE VCC Enable DE (Pin.50) 157 FPO Data B2 (Pin.34) . CONTPOS Swilched + Contrast B2 (Pin.34) . CONTPOS Swilched + Contrast B1 (Pin.35) 139 FP26 Data B1 (Pin.35) 145 FP30 Data B1 (Pin.35) 139 FP24 Data B1 (Pin.35) 145 FP20 Data 135 GND (Pins.1, 3, 5, 7, 12, 17) 131 FP20 Data 136 Data 141 141 FP27 Data 141 Data 141 141 FP29 Data 141 Data 148 148 FP34 Data 148 PB 149 FP34 Data 148 PB 149 FP34 Data 148 PB 150 FP35 | 27 | ł | ပ | | | | | | |
| 132 FP19 Backlight (+12) Backlight (+12) | 28 | | VEE | | | | | | |
| · VBRL Part (VBRE Part) Sunkched POS Backlight Eacklight Backlight · VBRL Switched POS - SWPOD Switched LOSC + SV (P 38, 39, 40), 84 P 46), ENABL/LPN (P 46) VDD (pin 5) VDD (CN2 -pin 24) VDD (CN2 -pin 24) VDD (CN2 -pin 24) VDD (CN2 -pin 24) VDD (CN1 -pin 34) CL1 (CN1 -pin 4) DC1 (CN1 -pin 4) | 29 | - 1 | FP19 | Data | G0 (Pin 26) | | | | |
| Fig. 1 Savicipar Backlight Fig. 2 Backlight Fig. 39, 40, 84 fP 49, ENABJL.PN (P 48) VOD (CN2 -pin 24) VOD (CN1-pin 5) 146 FP31 Data Cook LP (Pin 4) LOAD (pin 5) VOD (CN2 -pin 24) VOD (CN1-pin 5) 153 FPVEC VCD Enable DE (Pin 50) DISP.OFF (pin 4) DISP.OFF (pin 4) DISP.OFF (CN1-pin 2) 154 FPVCC VCD Enable DE (Pin 50) DISP.OFF (pin 4) DISP.OFF (pin 4) DISP.OFF (CN1-pin 2) 157 FPVCC VCD Enable DE (Pin 50) DISP.OFF (pin 4) DISP.OFF (pin 4) DISP.OFF (CN1-pin 2) 157 FPVCC VCD Enable DE (Pin 50) VCE (pin 7) VCD (CN2-pin 5.7.28,29) VCE (CN1-pin 7) 158 FP24 Data Saviched - Contrast FRO (Pin 16) Saviched - Contrast FRO (Pin 16) VCE (pin 7) VCD (CN2-pin 5.7.28,29) VCE (CN1-pin 7) 158 FP24 Data Saviched - Contrast GND (P 41, 42, 44, 45, 47, 51) VSS (CN1-pin 5.7.28,29) VCE (CN1-pin 6.7.28,29) 158 FP24 Data Saviched - Contrast Saviched - Contrast | 30 | ٠ | VBB | Switched POS | | | | | |
| 1-5 SWWDD Switched Logic +5V (P 38, 39, 40), 84 (P 46), ENABL/LPN (P 48) VDD CORN-PB 24) V | 31 | | VBKLT | | Backlight | Racklinh | Doctorbi | | |
| 146 FP91 Date COLOR Office COLOR Office VDD (GN1-pin 5) VDD (GN1-pin 5) 153 LICLK Line diese Licha office L | 32 | | SWVDD | | 5V (P 38 39 40) 8/4 (P 46) ENABL // DM // 49) | Cachigina Con Arts Ex | Dackilgill | Backlight | Backlight |
| 153 LCLK Line clock LP (Pin 4) LOAD (pin 2) CL1 (CM1-pin 4) CL1 (CM1-pin 2) 123 FPVEE VICE Enable DE (Pin 50) DISP-OFF (CM1-pin 4) DISP-OFF (CM1-pin 4) 125 FPVCE VICE Enable DE (Pin 30) DISP-OFF (CM1-pin 7) 126 FPCC Data CCN1-pin 4) CL1 (CM1-pin 4) DISP-OFF (CM1-pin 7) 127 FPC Data CM1-pin 4) CM1-pin 5, 7, 12, 17, 22, 27, 37 VES (pin 7) VES (pin 7) VES (CM1-pin 6) 138 FP24 Data CM1-pin 6, 7, 12, 17, 22, 27, 37 VES (pin 6) VES (CM2-pins 25 & 26) 139 FP24 Data 136 CM1-pin 6, 7, 12, 17, 22, 27, 37 VES (pin 6) VES (CM2-pins 25 & 26) 130 FP24 Data 136 CM1-pin 6, 7, 12, 17, 22, 27, 37 VES (pin 6) VES (CM2-pins 25 & 26) 140 FP26 Data 136 CM1-pin 6, 7, 12, 17, 22, 27, 37 VES (pin 6) VES (CM2-pins 25 & 26) 141 FP29 Data 136 CM1-pin 6, 7, 12, 17, 22, 27, 37 VES (pin 6) VES (p | 33 | Ì | FP31 | | מי לי כני יכי יכי יכי לי די לי די ליכי יכי ליכי ל | (c lid) cov | VOD (CN2 -pin 24) | VDD (CN1-pln 5) | VDD (CN1-pin 5) |
| 123 FPVEE VEE Enable LOAD (pin 2) CLOAD (pin 4) CLOAD (pin 4) CLOCK (CM1-pin 4) CLOAD (pin 2) 126 FPVCC VCC Enable DE (Pin 50) DISP.OFF (CM1-pin 4) DISP.OFF (CM1-pin 4) 126 FPVCC Date B2 (Pin 34) VLCD (CM2-pins 27.28.29) VEE (CM1-pin 7) 157 FPO Date B1 (Pin 16) VEE (pin 7) VLCD (CM2-pins 27.28.29) VEE (CM1-pin 7) 138 FP24 Date B1 (Pin 16) VEE (pin 7) VSS (CM1-pin 7) VSS (CM1-pin 7) 138 FP24 Date B1 (Pin 16) VSS (CM1-pin 5,7) VSS (CM1-pin 6) VSS (CM1-pin 6) 138 FP24 Date B1 (Pin 16) VSS (CM2-pins 27.82.27) VSS (CM1-pin 6) VSS (CM1-pin 7) 139 FP24 Date B1 (Pin 16) VSS (CM2-pins 27.82.27) VSS (CM1-pin 6) VSS (CM1-pin 6) 140 FP24 Date B1 (Pin 16) VSS (CM2-pins 27.82.27) VSS (CM2-pins 27.82.29) VSS (CM1-pin 7) 141 FP24 Date B1 (Pin 16) | 35 | Т | Z Z | line clock | | | | | |
| 126 FPVCC VCC Enclude DISP.OFF (CN1-Pin 3) DISP.OFF (CN1-Pin 3) DISP.OFF (CN1-Pin 4) 157 FPO Data B2 (Pin 34) VLCD (CN2-pins 27.28,29) VEE (CN1-pin 7) 157 FPO Data B2 (Pin 34) VLCD (CN2-pins 27.28,29) VEE (CN1-pin 7) 139 FP26 Data B1 (Pin 54) VSS (CN2-pins 27.28,29) VEE (CN1-pin 7) 139 FP26 Data B1 (Pin 54) VSS (CN2-pins 27.28,29) VEE (CN1-pin 7) 146 FP20 Data B1 (Pin 54) VSS (CN2-pins 27.28,29) VEE (CN1-pin 7) 158 FP20 Data B1 (Pin 54) VSS (CN2-pins 27.28,29) VEE (CN1-pin 7) 158 FP20 Data B1 (Pin 54) VSS (CN2-pins 27.28,29) VEE (CN1-pin 7) 158 FP20 Data B10 P41, 42, 44, 45, 47, 51 VSS (CN2-pins 25.8.29) VEE (CN1-pin 7) 159 FP22 Data B14 P22 Data B14 P22 Data B14 P22 B14 P22 B14 | 37 | 1 | FPVEE | VER Enable | | LOAD (pin 2) | CL1 (CN1-pln 4) | CL1 (CN1-pin 2) | CL1 (CN1-pin 2) |
| 157 FPO Vocationary Page Pa | 38 | Т | 00/102 | VOC Gashio | | DISP.OFF* (pin 4) | DISP.OFF (CN1-Pin 3) | DISP.OFF (CN1-Pin 4) | DISP.OFF (CN1-Pin 4 |
| 13 FPO Pata Pat | 8 | 1 | 200 | VOC Eliable | | | | | |
| CONTPOS Switched + Contrast VEE (ON1-pin 7) 139 FP26 Data HO (Pin 16) VEE (pin 7) VEE (Din 17) 145 FP30 Data B1 (Pin 16) VEE (pin 7) VEE (ON1-pin 7) 145 FP30 Data B1 (Pin 16) VES (Din 6) VES (CN1-pin 7) 145 FP24 Data B1 (Pin 15) VES (Cin 16) VES (CN1-pin 7) 138 FP24 Data 135 GND (Pins 1, 3, 5, 7, 12, 17, 22, 27, 37) VSS (pin 6) VSS (CN1-pin 5) 143 FP20 Data 135 Data 136 CN1-pin 5, 7 VSS (CN1-pin 5, 7 140 FP22 Data 145 Data 140 CN2-pins 26 & 26) VSS (CN1-pin 6) 141 FP26 Data 140 CN3-pins 26 & 26) VSS (CN1-pin 6) VSS (CN1-pin 6) 144 FP26 Data 140 CN3-pins 26 & 26) CN1-pin 6) VSS (CN1-pin 6) 144 FP26 Data 146 CN3-pins 26 & 26) CN1-pin 6) CN1-pin 7 148 FP26 Data 146 CN3-pin 146 | S S | - 1 | -1 | Data | B2 (Pin 34) | | | | |
| - COATNEG Switched - Contrast WEE (pin 7) VEE | 40 | | \neg | Switched + Contrast | | | VLCD (CN2-pins 27 28 29) | VEE (CN1-nin 7) | VEC (CN14 pla 2) |
| 139 FP25 Data R0 (Pin 16) IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | 41 | - 1 | | Switched - Contrast | | VEF (nin 7) | ייים בייים בייים בייים | VEE (CIVI-PIII C) | (/ IIId-I NO) and |
| 146 FP30 Date B1 (Pin 35) 138 FP24 Date R1 (Pin 15) VSS (CN1-pin 6, 7) VSS (CN1-pin 6) - Ground GND (P 41, 42, 44, 45, 77, 51) VSS (CN1-pin 6, 7) VSS (CN1-pin 6, 7) VSS (CN1-pin 6) 133 FP20 Date 135 CN1-pin 6 Date 135 CN1-pin 6 136 FP21 Date 135 CN1-pin 6 Date 135 CN1-pin 6 136 FP22 Date 135 CN1-pin 6 Date 140 CN1-pin 6 140 FP22 Date 140 CN1-pin 6 Date 140 CN1-pin 6 141 FP23 Date 143 CN1-pin 6 CN1-pin 6 Date 140 141 FP24 Date 143 CN1-pin 6 CN1-pin 6 CN1-pin 6 141 FP25 Date 143 CN1-pin 6 CN1-pin 6 CN1-pin 6 141 FP26 Date 144 CN1-pin 6 CN1-pin 6 CN1-pin 6 148 FP29 Date 147 CN1-pin 6 CN1-pin 6 CN1-pin 6 149 | 42 | | | Data | B0 (Pin 16) | / | | | |
| 138 FP24 Data R1 (Pin 15) - Ground GND (Pins 1, 3, 5, 7, 12, 17, 22, 27, 37) VSS (CN1-pin 5, 7) VSS (CN1-pin 6) - Ground GND (P 41, 42, 44, 45, 47, 51) VSS (CN1-pin 5, 7) VSS (CN1-pin 6) 133 FP20 Data 135 Control (P 2) Data 135 Control (P 2) 136 FP22 Data 137 Control (P 2) Data 140 Control (P 2) 140 FP26 Data 143 Control (P 2) Data 144 Control (P 2) 141 FP29 Data 144 Control (P 2) Data 144 Control (P 2) 148 FP30 Data 146 Control (P 2) Control (P 2) Control (P 2) 148 FP34 Data 146 Control (P 2) Data 146 Control (P 2) 149 FP35 Data 146 Control (P 2) Control (P 2) Control (P 2) 149 FP36 Data 146 Control (P 2) Control (P 2) Control (P 2) 149 FP36 Data 149 Control (P 2) Control (P 2) | 43 | | | Data | B1 (Pin 35) | | | | |
| - Ground Caround GND (Pins 1, 3, 7, 12, 17, 22, 27, 37) VSS (CN1-pin 5, 7) VSS (CN1-pin 6) 133 FP20 Data 135 GND (P 41, 42, 44, 45, 47, 51) VSS (CN2-pins 25 & 26) 136 FP21 Data 135 PS2 Data 136 137 FP22 Data 136 PSS (CN2-pins 25 & 26) 140 FP26 Data 140 PSS (CN2-pins 25 & 26) 141 FP27 Data 140 PSS (CN2-pins 25 & 26) 141 FP28 Data 140 PSS (CN2-pins 25 & 26) 141 FP29 Data 140 PSS (CN2-pins 25 & 26) 141 FP29 Data 140 PSS (CN2-pins 25 & 26) 141 FP29 Data 141 PSS (CN2-pins 25 & 26) 144 FP29 Data 144 PSS (CN2-pins 25 & 26) 148 FP32 Data 146 PSS (CN2-pins 25 & 26) 149 FP34 Data 146 PSS (CN2-pins 25 & 26) 149 FP34 Data 146 PSS (CN2-pins 25 & 26) 149 FP34 Data 146 PSS (CN2-pins 25 & 26) <t< td=""><td>44</td><td>1</td><td>76da</td><td>Data</td><td>04 (01.45)</td><td></td><td></td><td></td><td></td></t<> | 44 | 1 | 76da | Data | 04 (01.45) | | | | |
| - Ground Ground Integration Ground Integration VSS (CN1-pin 6) VSS (CN1-pin 6) 133 FP20 Data 135 FP21 Data 136 VSS (CN2-pins 25 & 26) 135 FP21 Data 136 SA (CN2-pins 25 & 26) VSS (CN2-pins 25 & 26) 137 FP22 Data 136 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 141 FP23 Data 140 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 141 FP27 Data 140 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 141 FP27 Data 141 Data 141 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 144 FP29 Data 141 Data 142 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 144 FP29 Data 141 Data 142 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 144 FP29 Data 144 Data 147 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 149 FP34 Data 149 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 150 FP35 Data 149 SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) SA (CN2-pins 25 & 26) 160 FP35 | 19 21 34 36 | | Pround | | OND (PILL 19) | | | | |
| 13 FP20 Data 133 GND (P 41, 42, 44, 45, 47, 51) VSS (CN2-pins 26 & 26) VSS (CN2-pins 26 & 26) 136 FP20 Data 136 Data 136 Data 136 Data 141 140 FP20 Data 141 PP20 Data 143 Data 144 PP20 Data 146 PP30 PP30 | Oin 4 P 46 | | 2000 | | GIND (FIRS 1, 3, 5, 7, 12, 17, 22, 27, 37) | VSS (pin 6) | VSS (CN1-pin 5, 7) | VSS (CN1-pin 6) | VSS (CN1-pin 6) |
| NA -222 VDC' + 31 VDC' | | . ! | Ground | | GND (P 41, 42, 44, 45, 47, 51) | | VSS (CN2-pins 25 & 26) | | VSS (CN2-pins 5 & 10 |
| | 7 | - 1 | | Data 133 | | | | | 2 |
| NO N | 3 | | | Data 135 | | | | | |
| | 4 | | | Data 136 | | | | | |
| | 2 | 1 | | Data 137 | | | | | |
| NO N | 9 | 1 | | Data 140 | | | | | |
| N/A *.22 VDC* *.+31 VDC* | 7 | 1 | | Data 141 | | | | | |
| NO N | 6 | | | Data 143 | | | | | |
| .22VDC: +, 31VDC: NO. | 40 | | | Data 144 | | | | | |
| NO N | = | Т | | Doto 147 | | | | | |
| N/A *.22 VDC* *.4.31 VDC* *.4.31 VDC* | 2 | Т | | Data 147 | | | | | |
| N/A *22 VDC* *+31 VDC* *+31 VDC* | 2 0 | Т | | Data 148 | | | | | |
| NA **OO'* +* 31 VDC* **31 VDC* NO | 2 | Т | | Data 149 | | | | | |
| N/A "-22 VDC" + 31 VDC" + 31 VDC" | 14 | | | Data 150 | | | | | |
| N/A "-22 VDC" + 31 VDC" + 31 VDC" | 8 | <u> </u> | pesnur | | | | | | |
| ON ON ON | Required | Voltage (| See Demo Bo | ard App Notes) | N/A | .22 VDC" | "+ 31 VDC" | *. 94 WAC* | #. 04 VDO# |
| | | | 41-1-1 | | | | 3 | 200 | |

| C | ¢ | Ì |
|---|---|---|
| C | | |
| 1 | | |
| Ļ | | |
| | ė | ì |

| Table Table |
|--------------|
| Connection 1 |
| nterface (|
| Panel |
| CL-GD7555 I |

| 9///96 | | | CL-G | D7555 | Panel Interface Connection Table | nection Table | Page 2 of |
|-----------------|-----------|-------------|---|-----------------------|--|--|------------------------------------|
| Maxon # | _ | 2 | CI -GD755x | Hitachi | Hitachi | Hitachi | Hitachi |
| MDH-BA-44P | ì |) | 400 | 640 x 480 | ROO × BOO | IX 24D55 VC1CAA | TM 26D50 VC2AA |
| Pin #'s | Pin #'s | Pin Name | Description | C8DD-16 | CBDD-16 | 040 × 400 | 040 X 460 |
| - | 159 | FP2 | | LD0 (CN2-pin 2) | DL0 (pln 11) | B0 (pin 13) | 8-903100 |
| 2 | 160 | FP3 | Data | LD1 (CN2-pln 3) | DL1 (pin 13) | B1 (pin 12) | B1 (pln 12) |
| 5 | 161 | FP4 | Data | LD2 (CN2-pin 4) | DL2 (pin 17) | B2 (pln 11) | B2 (pln 11) |
| r | 201 | 000 | Data | LD3 (CNZ-pin 5) | DL3 (pin 19) | B3 (pln 10) | B3 (pln 10) |
| 9 | 167 | 001 | Data | LD4 (CN2-pin 6) | DL4 (pin 1) | G0 (bin 9) | |
| 2 | 168 | FP10 | Data | LDS (CN2-pin 9) | DL5 (pin 3) | G1 (pin 8) | G1 (pin 8) |
| 8 | 1 | FP11 | Data | I D7 (CN9-pin 9) | DL9 (pin 5) | G2 (pln 7) | G2 (pin 7) |
| 6 | 1 | FP13 | Data | 1107 (CN1-pin 15) | OL7 (pil 7) | G3 (bin 6) | G3 (pin 6) |
| 10 | 170 | FP12 | Data | 1D6 (CN1-pin 14) | Octob 200 | | |
| Ξ | | FP7 | Data | UDS (CM1-pln 13) | DUE John 26) | | |
| 12 | 163 | FP6 | Data | UD4 (CN1-pin 19) | DO3 (pill 29) | | |
| 13 | Т | FP17 | Data | LIDS (CN1-pin 11) | DO4 (pill 23) | | |
| 14 | Т | EP16 | Data | CONTRACTOR OF TO | 003 (pin 22) | H3 (pin 2) | R3 (pin 2) |
| r. | 174 | FP15 | Data | 101 (CN1-pill 19) | DOZ (pin 24) | H2 (pin 3) | R2 (pin 3) |
| 16 | П | FP14 | Data | UDO (CN1-pln 8) | D110 (aia 29) | 71 (pin 4) | R1 (pin 4) |
| 18 | ì | FPVDCLK | Shift Clock | CL2 (CN1-pin 3) | XCK(pln 10) | OCI K (ola 16) | (10 -1-) X 100 |
| 20 | | | Data | | () | (C) (A) (C) (C | חברע (אוון בו) |
| 22 | 156 | LFS | Frame Clock | FLM (CN1-pin 1) | YD (oin 4) | VSVNC (nin 25) | VEVAIO (Siz 12) |
| 23 | | | Data | | | /2= | (7) and Onion |
| 24 | | | Spare | | | | |
| 25 | | NSANC | CRT VSYNC | | | | |
| 26 | 152 | EPDE | Display Enable | | | OTMG (plp 93) | (1-1-1) OTEG |
| 27 | 112 | ပ္ | CRTHSYNC | | | (57 11.6) | DIMO (JIII 18) |
| 28 | | VEE | Switched NEG | | | | |
| 29 | 132 | FP19 | Data | | | | |
| 30 | • | VBB | Switched POS | | | | |
| 31 | • | VBKLT | Backlight (+12) | Backlight | Backlight | Backlight | Racklicht |
| 32 | - 1 | SWVDD | Switched Logic | VDD (CN1-pin 5) | VDD (pin 14 &16) | VDD (p 17 & 18).BLC (p 27).CCNT (p 26) | VDD (rin 23 24) BI C (nin 28) |
| 33 | - 1 | FP31 | Data | | | 7 | (an ind) and (ind) and |
| 35 | Т | | Line clock | CL1 (CN1-pin 2) | LP (pin 6) | HSYNC (Pin 24) | HSVNC (nin 10) |
| 37 | | | VEE Enable | DISP.OFF (CN1-Pin 4) | DISP (pin 18) | | (6) (10) |
| 38 | 125 | FPVCC | VCC Enable | | | | |
| 39 | | | Data | | | | |
| 40 | • | CONTROS | Switched + Contrast | VEE (CN1-pln 7) | VCON (pin 12) aprox. 2 VDC | | |
| 41 | | CONTNEG | Switched - Contrast | | , , | VEE (nin 90 & 94) | Vec 60 cla) 00V |
| 42 | 139 | | Data | | | Ver (pill co a ci) | Vee (pin 26,27) |
| 43 | 145 | FP30 | Data | | | | |
| 44 | 138 | | Data | | | | |
| 34 | • | Ground | | VSS (CN1-pin 6) | VSS (pins 2, 8, 9, 15, 21, 27, 30) | VSS (1 14 16 19 & 22) | DOTE(plp 30) UDEV(plp 14) |
| (16 Pin) 1 & 16 | | Ground | | VSS (CN2-pins 1 & 10) | | | VSS (pins 1 16 19 20 22 25) |
| 2 | | | Data 133 | | | | 100 // 101 101 101 101 101 101 101 |
| 3 | 135 | | Data 135 | | | | |
| 4 | | | Data 136 | | | 777 | |
| 2 | l | | Data 137 | | | | |
| 9 | | FP26 | Data 140 | | | | |
| 7 | 141 F | | Data 141 | | | | |
| 9 | 143 F | | Data 143 | | | | |
| 10 | 144 F | | Data 144 | | | | |
| 11 | 147 F | | Data 147 | | | | |
| 12 | | | Data 148 | | | | |
| 13 | 149 F | FP34 | Data 149 | | | 7,000.00 | |
| 4 | 150 F | | Data 150 | | | | |
| 8 | - | Unused | | | | | |
| Required \ | Voltage (| See Demo Bo | Required Voltage (See Demo Board App Notes) | *+ 31 VDC* | ~2.0 VDC (Use 10M and 1M resistor on VCON) | *-24 VDC* | *:24 VDC* |
| | | Notes 7 | | ON. | PVDD = 3.3 or 5 VDC | ON | CZ |
| A Transfer A | **** | Į | | : | | | |

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names). Cirrus Logic ADVANCE

| Œ |) |
|---|---|
| ع |) |
| | |
| œ | ì |

| CL-CGD755X Table | CL-GD755X Transport (CL-GD755X Transpor | 96/2/9 | 9 | | CL-GD7555 Panel | 7555 Panel Interface Connection Table | ction Table | Page 3 of 17 |
|--|--|-----------------|--------------|----------------------|----------------------|--|--|-------------------------------|
| Color Colo | 1.00 | DB-44 | (| I CD7EE | Hitachi | Hitachi | Hitachi | Ne |
| 1.00 | Par Par | Maxon # |) | , L-GD/35X | TX 26D60 VC1CAA | TX 26D80 VC1CAA | TX 30D01 VC1CAA | F 8534 |
| 100 | 160 1971 1980 1 | MUH-BA-44P | | | 640 × 480 | 800 × 600 | 800 × 600 | 800 × 600 |
| 10 10 10 10 10 10 10 10 | 100 Price Dame | S# UL | - 12 | Name | C256KSS-18 | C256KSS-18 | C256KSS-18 | C256KSS-18 |
| 100 | 162 Print Duam Continue | - 0 | Т | Ī | B2 (pin 22) | B2 (pin 31) | B2 (pin 31) | +BLUE2 (pin 6) |
| 160 | 160 Press Dame | 7 6 | Т | | B3 (pin 23) | B3 (pin 33) | B3 (pin 33) | +BLUE3 (pin 4) |
| 167 | 100 Print Dourne Dourn | 0 | | | B4 (pin 24) | B4 (pin 34) | B4 (pln 34) | +BLUE4 (pin 3) |
| 100 Print Dame October Oct | 167 Print Colore Color | יו | т | | B5 (pin 25) | B5 (pin 35) | B5 (pln 35) | +BLUE5 (pin 2) |
| 161 PFT 0 0 0 0 0 0 0 0 0 | 1879 1970 | 9 | \neg | | G2 (pin 15) | G2 (pin 21) | G2 (pln 21) | +GREEN2 (pln 14) |
| 175 PF12 Diama Co (Spin 15) OS (Spin 25) OS (Spin 15) | 167 FF12 Duna FF12 D | 2 | Т | | G3 (pin 16) | G3 (pin 23) | G3 (pin 23) | +GREEN3 (pin 12) |
| 17.5 FP-12 Diama | 17.5 FF1.2 Diama | α | -11 | | G4 (pin 17) | G4 (pin 24) | G4 (pin 24) | +GREEN4 (pin 11) |
| 17.5 | 150 1572 150 | 0 | Т | | G5 (pin 18) | G5 (pin 25) | G5 (pln 25) | +GREEN5 (pin 10) |
| 165 167 16 16 16 16 16 16 1 | 161 FP7 Data Cut (Pin 20) | 6 | -1 | | R1 (pin 7) | R1 (pin10) | R1 (pin10) | +RED1 (pin23) |
| 176 FFFFF Data | 176 FFFF Data D | 2 | 7 | | H0 (pin 6) | R0 (pln 9) | R0 (pin 9) | +RED0 (pin 24) |
| 1.50 1.77 1.50 | 17.5 PFFF Data PFFF | - 5 | 1 | | G1 (pin 14) | G1 (pln 20) | G1 (pln 20) | +GREEN1 (nin 15) |
| 17.5 First Oate Ride Diama Diama Ride Ri | 17.5 FFF1.5 Data FFF | 2 5 | ı | | G0 (pin 13) | G0 (pin 19) | G0 (pln 19) | +GREEN0 (pin 16) |
| 1.1. | 17.2 F7.2 Oals R4 (pin 10) R4 (pin 14) R4 (pin 15) R4 (pin | 2 | - 1 | 1 | R5 (pin 11) | R5 (pin 15) | R5 (pin 15) | +BFD5 (nin 18) |
| 1777 FF145 Oman R2 gine 19] R2 gin 113] FF155 Oman R2 gin | 17.72 FFF.15 Course FF.25 Cour | 4 | - 1 | | R4 (pin 10) | R4 (pin 14) | R4 (nin 14) | - PED4 (oh 10) |
| 125 FPUCIO, CANTO COMMISSION PUCIN (pin 2) PUCIN (pin | 1735 FFT Claim Reg (pin 1) Reg (pin 1) FFT Claim Reg (pin 1) Cloim (pin 2) | 15 | - 1 | | R3 (pln 9) | R3 (pin 13) | R3 (nin 13) | (B) (M) (DEO) |
| 115 FPUGE DOLK (pin 4) DOLK (pin 4) VSYNC (pin 4) VSYNC (pin 4) VSYNC (pin 5) VSYNC (pin 5) VSYNC (pin 7) VSYNC (pin 3) VSYNC (pin 4) VSYNC (pin 4)< | 155 FPOTO COLVE (SINT Clock Close) COLVE (SINT Clock Close) COLVE (SINT Close) COLVE (SINT Clock | 16 | | | R2 (pin 8) | R2 (nin 11) | Do (a) 141 | +neps (pin ko) |
| 150 PF12 Concept C | 150 PF18 Duna D | 18 | | | DCLK (pin 2) | DCI K (nin 9) | DOI V (-1-0) | +HEU2 (pin 22) |
| 158 LPS Parme Clock VSYNC [pin-4] VSYNC [pin-5] VSYNC [pin-5] VSYNC [pin-5] VSYNC [pin-2] PI (pin-2) P | 156 L'SS Fauma Clock ViSYNC (pin 4) ViSYNC (pin 5) ViSYNC (pin 6) VISYNC (pin | 20 | l | 1 | | 20cm (pin 4) | OCLY (pin 2) | -DTCLK (pln 26) |
| 158 PP1 Outside Dubside Du | 158 PP1 Dues Bit (pin 2) Bit (pin | 22 | | | VSYNC (nin 4) | VSVNO (ala 6) | (# 1-5 CHR)(6) | |
| 14 VSP/VC CRIT VSP/VC | 14 VSTWC | 23 | | | B1 (nin 91) | D1 (che 20) | VSYNC (pin 5) | VSYNC (pin 27) |
| 142 FPDE Digaye Enable D | 14 PCPS Digital Enable DITMG (pin 27) DITMG (pi | 24 | Т | | / () | (pull so) | B1 (pin 30) | +BLUE1 (pin 7) |
| 112 MSPNE Displace place place Displace place place Displace place place Displace place place TABLE PLACE DITAGI plan 37 ************************************ | 1422 FFDE Display Enable DTMG (pin.27) TMG (pin.27) TM | 25 | | Ī | | | | |
| 112 FASTING (pin 80) 112 FASTING (pin 81) 113 FASTING (pin 81) 114 FASTING (pin 81) 115 FASTING (pin | 112 Firsty Control C | 26 | i | | DTMG (c) 021 | | | |
| 1.2 VEET Suitched VEED Packed Price Packe | 1. | 27 | Т | | | DIMG (pin 37 | MG (pin 37) | DSPTMG (pln 28) |
| 132 FP15 Data 140 FP24 Data 141 FP25 Data 142 FP35 Data 143 FP35 Data 144 FP25 Data 145 FP35 Data | 132 FP15 Data D | 28 | | Ī | | | | |
| veB Sandled POS Backlight Backlight 148 FP31 Sandled Logic VDD (pin. 29, 8. 20) VDD (pin. 39, 8. 40) VDD (pin. 29, 4. 40) 3.3VDC 148 FP31 Date HSYNC (Pin. 4) HSYNC (Pin. 4) HSYNC (Pin. 4) 153 LCLX Lice Force HEE clobble HSYNC (Pin. 20) HSYNC (Pin. 4) 157 FPVC OXINTEG Switched + Contreat BO (pin. 20) BO (pin. 29) BO (pin. 29) 157 FPVC Date BO (pin. 20) BO (pin. 20) BO (pin. 29) BO (pin. 29) 157 FPVC Date BO (pin. 20) BO (pin. 20) BO (pin. 20) BO (pin. 20) 157 FPVC Date Switched + Contreat BO (pin. 20) BO (pin. 20) BO (pin. 20) 157 FPVC Date Switched + Contreat BO (pin. 20) VSS (pins 13, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15 | · VEB Switched POS Backlight Backlight Backlight · VWLT Backlight (+12) VDD (pin 28, 28, 30) VDD (pin 29, 4, 40) VDD (pin 39, 4, 40) 148 FP31 Data HSYNC (Pin 3) HSYNC (Pin 3) HSYNC (Pin 4) 153 LCLX LICLX (Line close) HSYNC (Pin 3) HSYNC (Pin 4) HSYNC (Pin 4) 157 FPVC VEE Enable HSYNC (Pin 3) HSYNC (Pin 4) HSYNC (Pin 4) 157 FPVC VEE Enable HSYNC (Pin 4) HSYNC (Pin 4) HSYNC (Pin 4) 157 FPVC Data HSYNC (Pin 4) HSYNC (Pin 4) HSYNC (Pin 4) 158 FPVC Data HSYNC (Pin 4) HSYNC (Pin 4) HSYNC (Pin 4) 158 FPVC Data HSYNC (Pin 4) HSYNC (Pin 4) HSYNC (Pin 4) 149 FPA Data Data HSYNC (Pin 4) HSYNC (Pin 4) 149 FPA Data HSYNC (Pin 4) HSYNC (Pin 4) HSYNC (Pin 4) 140 FPA Data HSYNC (Pin 4) HSS (Pin 8 13, 25, 28, 27, 28, 32, 39) HSS (Pin 8 13, 27, 28, 37, 28, 37, 28, 37, 38) 140 FPA | 29 | 1 | | | | | |
| VENLT Backlight (+12) Backlight (+12) Backlight (+12) Backlight (+12) Backlight (+12) VDD (pin 58, 28, 30) VDD (pin 59, 8, 40) VDD (pin 50, 8, 40) VDD (pin | ∴ VERLT Backlight (+12) Backlight (+12) Backlight (+12) Backlight (+12) Denotight (-12) VDD (pin 28, 29, & 40) VDD (pin 39, & 40) VDD (pin 4) HSYNOC (Pin 4) | 30 | Т | | | | | |
| 140 FP31 Switched Logic VDD [pin 29, 29, 8, 30] VDD [pin 39, 4 (4)] VDD [pin 30, 4 (4)] VDD [pin 40, 4 (4)] VDD [pin | 1.6 SWNODD Switched Logic VDD (pins 59, 8, 90) VDD (pins 39, 8, 40) VDD (pins 39, 8, 40) ASD (pi | 31 | [| | Booklickt | | | |
| 146 FP31 Date VOD plins 39, a 40) VOD plins 30, a 40) VOD plins 39, a 40) < | 146 FP31 Date COLD pins 39, 4 40) VOD pins 39, | 32 | | | VOD (cip 29 20 8 20) | Dacklight | Backlight | Backlight |
| 153 LICLK Line clock HSYNC (Pin 3) HSYNC (Pin 4) HSYNC (Pin 4) 123 FPVCE VEE Enable LICLK Line clock LICLK Line clock LICLK LINE clock LICLK LINE clock LICLK | 153 LCLK Line clock HSYNC (Pin 3) HSYNC (Pin 4) HSYNC (Pin 4) 123 FPVEC VCE Emable Emable | 33 | 1 | | (DO 8) (20) (DO 10) | VOU (pins 39, & 40) | VDD (pins 39, & 40) 3.3VDC | VDD (pins 29, & 30) 5.0 Voits |
| 123 FPVEE VEE Enable PISTACA (Pin 4) PISTACAA (PIN 4) PISTACAAA | 123 FPVEE VIEE Enable POLITION CITITAL | 35 | | Γ | HSVNC (Pin 3) | A SIGN OFFICE | | |
| 125 FPUCC VICC Enable BIO (pin 20) BIO (pin 29) BIO (pin 20) BIO (pin 29) BIO (pin 20) BIO (p | 126 FPVCC VCC Enable B0 (pin 20) B0 (pin 20) B0 (pin 20) B0 (pin 20) 157 FOXTOOS Switched + Contrast B0 (pin 20) B0 (pin 20) B0 (pin 20) B0 (pin 20) 139 FP26 Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 15, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 15, 17) 139 FP24 Data VSS (1, 5, 12, 19, & 26) VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 133 FP24 Data 133 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 148 FP24 Data 137 PSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 140 FP26 Data 137 PSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 141 FP26 Data 140 PSS (pins 18, 22, 26, 27, 28, 32, 36) PSS (pins 18, 22, 26, 27, 28, 32, 36, 32, 36) 143 FP26 Data 140 PSS (pins 18, 22, 26, 27, 28, 32, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36 | 37 | | | (Sur A San San | TOTING (FILL4) | HSYNC (Pin 4) | HSYNC (Pin 26) |
| 157 FPO Data ED (pin 20) ED (pin 29) ED (pin 20) ED (pin 2 | 157 FPO Data BO (pin 20) BO (pin 29) BO (pin 29) - OONTIPOS Swilched + Contrast Swilched + Contrast BO (pin 20) BO (pin 29) BO (pin 29) - OONTIPOS Swilched + Contrast Swilched + Contrast BO (pin 20) BO (pin 20) BO (pin 20) 139 FP26 Data VSS (1, 5, 12, 19, & 26) VSS (pins 13, 6, 7, 8, 12, 16, 17) VSS (pins 13, 6, 7, 8, 12, 16, 17) - Ground - Ground - Ground - VSS (pins 13, 20, 22, 22, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) 130 FP20 Data 136 - VSS (pins 18, 22, 28, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) 131 FP20 Data 140 - VSS (pins 18, 22, 28, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) 141 FP20 Data 141 RSS (pins 14, 24, 16, 16, 17) RSS (pins 18, 22, 28, 27, 28, 32, 36) RSS (pins 18, 22, 28, 27, 28, 32, 36) 141 FP20 Data 143 RSS (pins 14, 24, 24, 22, 24, 22, 28, 27, 28, 32, 36) RSS (pins 14, 24, 24, 24, 24, 24, 24, 24, 24, 24, 2 | 38 | 1 | | | | | |
| - CONTROS Switched + Contrast CONTROS Switched + Contrast B0 (pin 29) 139 FP24 Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 139 FP24 Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 130 FP24 Data 135 VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 131 FP20 Data 135 VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 135 FP20 Data 136 VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 137 FP20 Data 136 VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 2, 26, 27, 28, 32, 36) 140 FP20 Data 140 Data 141 PSS Data 141 141 FP29 Data 148 PSS Data 148 PSS 143 FP29 Data 149 PSS PSS PSS 140 FP26 Data 149 PSS | - CONITIOS Switched + Contrast CONITIOS Switched + Contrast B0 (pin 29) 1.9 PE24 Data Switched - Confrast B0 (pin 29) B0 (pin 29) 1.8 FP24 Data VSS (1, 5, 12, 19, & 29) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) 1.3 FP24 Data 133 PP24 Data 135 VSS (pins 18, 22, 28, 27, 28, 32, 36) 1.35 FP27 Data 135 VSS (pins 18, 22, 28, 27, 28, 32, 36) VSS (pins 18, 22, 28, 27, 28, 32, 36) 1.36 FP27 Data 135 Data 135 PP27 Data 135 1.36 FP27 Data 141 PP28 Data 144 PP28 Data 144 1.41 FP29 Data 147 PP29 Data 144 PP29 Data 144 1.47 FP29 Data 149 PP34 Data 149 PP34 PP34 1.48 FP38 Data 149 PP34 PP34 PP34 PP34 1.49 FP39 Data 149 PP34 PP34 PP34 PP34 1.40 FP39 Data 149 PP34 PP34 PP34 PP34 <t< td=""><td>39</td><td></td><td></td><td>BO (les 20)</td><td>100 -1-7 00</td><td></td><td></td></t<> | 39 | | | BO (les 20) | 100 -1-7 00 | | |
| CONTINEGA Switched - Contrast 139 FP25 Data 139 FP26 Data 139 FP27 Data Ground VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) Ground VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) Ground VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) Ground VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) Ground VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 135 FP22 Data 133 Data 133 140 FP22 Data 140 141 FP24 Data 143 142 FP24 Data 149 143 FP24 Data 149 144 FP26 Data 149 149 FP24 Data 149 149 FP24 Data 149 149 FP24 | 138 FP25 Data VSS (1, 5, 12, 19, 8.26) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) 138 FP24 Data VSS (1, 5, 12, 19, 8.26) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) 138 FP24 Data 133 VSS (pins 18, 22, 28, 22, 28, 22, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 138 FP21 Data 135 VSS (pins 18, 22, 28, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 138 FP22 Data 135 VSS (pins 18, 22, 28, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 140 FP22 Data 145 PS2 Data 144 PS2 141 FP23 Data 144 PS2 Data 144 PS2 143 FP34 Data 144 PS2 Data 144 PS2 149 FP35 Data 144 PS2 Data 144 PS2 149 FP36 Data 144 PS2 Data 144 PS2 140 FP36 Data 144 PS2 PS2 PS2 140 FP36 <td>40</td> <td>1</td> <td>TPOS</td> <td>DO (pin 20)</td> <td>BO (pin 29)</td> <td>80 (pin 29)</td> <td>+BLUE0 (pin 8)</td> | 40 | 1 | TPOS | DO (pin 20) | BO (pin 29) | 80 (pin 29) | +BLUE0 (pin 8) |
| 139 FP26 Data 146 FP26 Data 13 GP26 Data 146 FP30 Data 13 Ground VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 16, 16, 17) 133 FP20 Data 133 VSS (pins 16, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 133 FP21 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 134 FP22 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 140 FP24 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 144 FP24 Data 140 PS PS PS 144 FP26 Data 143 PS PS PS 144 FP29 Data 149 PS PS PS 146 FP36 Data 149 PS PS PS 148 FP34 Data 149 PS PS PS | 139 FP26 Data D | 41 | | T | | | | |
| 145 FP30 Data 138 FP24 Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) - Ground Area VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 133 FP24 Data 133 PS VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 135 FP21 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 135 FP22 Data 135 PS PS PS PS 140 FP23 Data 144 PS PS </td <td> 145 FP30 Data </td> <td>42</td> <td>7</td> <td>3</td> <td></td> <td></td> <td></td> <td></td> | 145 FP30 Data | 42 | 7 | 3 | | | | |
| 130 FPZD Data Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 16, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 16, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 16, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 16, 17, 17, 17, 17, 17, 17, 17, 17, 17, 17 | 1750 Data Data Data VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) VSS (pins 1, 3, 12, 16, 17) | 3 4 | Т | | | | | |
| 130 FP244 Data 130 FP240 Data 133 VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 133 FP20 Data 133 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 135 FP21 Data 136 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 137 FP22 Data 136 Data 136 Data 140 Data 141 140 FP26 Data 147 Data 147 Data 148 Data 148 147 FP29 Data 147 Data 148 Data 148 PS3 Data 148 140 FP30 Data 148 Data 149 PS3 Data 149 PS4 147 FP32 Data 149 PS3 Data 149 PS4 PS4 150 FP33 Data 149 PS4 PS4 PS4 PS4 150 FP34 Data 149 PS4 PS4 PS4 PS4 150 FP35 Data 149 PS4< | 130 FPE24 Data VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) 133 FP20 Data 133 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 19, 22, 26, 27, 28, 32, 36) 135 FP20 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 19, 22, 26, 27, 28, 32, 36) 136 FP21 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 19, 22, 26, 27, 28, 32, 36) 136 FP22 Data 136 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 19, 22, 26, 27, 28, 32, 36) 140 FP26 Data 136 PSS PSS PSS 141 FP27 Data 140 PSS PSS PSS 143 FP28 Data 146 PSS PSS PSS PSS 149 FP32 Data 146 PSS | 2 | | | | | | |
| - Glound VSS (1, 5, 12, 19, & 26) VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) 1.3 Glound VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) VSS (pins 1, 3, 6, 7, 8, 12, 16, 17) 1.3 FP2 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 26, 32, 36) 1.35 FP2 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 26, 32, 36) 1.30 FP2 Data 136 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 26, 32, 36) 1.30 FP2 Data 137 PSS Data 140 PSS 1.40 FP2 Data 143 PSS Data 144 PSS 1.41 FP2 Data 145 PSS Data 145 PSS 1.41 FP2 Data 145 PSS Data 149 PSS 1.42 FP3 Data 149 PSS Data 149 PSS 1.50 FP3 Data 150 PSS PSS 1.50 FP3 Data 150 PSS PSS 1.0 <t< td=""><td>- Ground VSS (1, 5, 12, 19, 8.26) VSS (pins 13, 6, 7, 8, 12, 15, 16, 17) VSS (pins 13, 6, 7, 8, 12, 15, 16, 17) 133 FP21 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 136 FP21 Data 135 PS2 Data 136 PS2 137 FP22 Data 137 PS2 Data 140 PS2 141 FP23 Data 141 PS2 Data 141 PS2 143 FP24 Data 147 PS2 Data 147 PS2 148 FP34 Data 147 PS2 Data 147 PS2 149 FP35 Data 149 PS2 PS2 PS2 149 FP34 Data 149 PS2 PS2 PS2 PS2 149 FP34 Data 149 PS2 PS2</td><td>44</td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | - Ground VSS (1, 5, 12, 19, 8.26) VSS (pins 13, 6, 7, 8, 12, 15, 16, 17) VSS (pins 13, 6, 7, 8, 12, 15, 16, 17) 133 FP21 Data 135 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 136 FP21 Data 135 PS2 Data 136 PS2 137 FP22 Data 137 PS2 Data 140 PS2 141 FP23 Data 141 PS2 Data 141 PS2 143 FP24 Data 147 PS2 Data 147 PS2 148 FP34 Data 147 PS2 Data 147 PS2 149 FP35 Data 149 PS2 PS2 PS2 149 FP34 Data 149 PS2 PS2 PS2 PS2 149 FP34 Data 149 PS2 | 44 | | | | | | |
| 3 FP20 Data 133 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 135 FP21 Data 135 PS2 Data 136 PS2 Data 136 136 FP22 Data 137 PS2 Data 137 PS2 Data 140 141 FP22 Data 143 PS2 Data 143 PS2 Data 144 143 FP23 Data 145 PS2 Data 149 PS2 144 FP29 Data 145 PS2 Data 149 PS2 143 FP32 Data 149 PS3 Data 149 PS3 145 FP32 Data 148 PS3 Data 149 PS3 145 FP32 Data 148 PS3 Data 149 PS3 145 FP32 Data 149 PS3 PS3 PS3 140 FP32 Data 149 PS3 PS3 PS3 150 FP35 Data 149 PS3 PS3 PS3 150 FP36 PS3 PS3 PS3 PS3 150 FP36 PS3 PS3 PS3 PS3 | 3. Glound Date 133 VSS (pins 18, 22, 26, 27, 28, 32, 36) VSS (pins 18, 22, 26, 27, 28, 32, 36) 135 FP20 Date 135 PP22 Date 136 PP22 Date 136 PP22 Date 136 PP22 Date 137 PP22 Date 137 PP22 Date 137 PP22 Date 137 PP22 Date 140 PP22 Date 140 PP22 Date 141 PP22 Date 141 PP22 Date 143 PP22 Date 143 PP22 Date 143 PP22 Date 143 PP22 Date 144 PP22 Date 148 PP22 Date 148 PP22 Date 148 PP22 Date 148 PP22 PP22 <t< td=""><td>17,19,21,34,36</td><td>Grot</td><td>nud</td><td></td><td>VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17)</td><td>VSS (plns 1, 3, 6, 7, 8, 12, 15, 16, 17)</td><td>GND (plns 1 5 9 13 17 21 25)</td></t<> | 17,19,21,34,36 | Grot | nud | | VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) | VSS (plns 1, 3, 6, 7, 8, 12, 15, 16, 17) | GND (plns 1 5 9 13 17 21 25) |
| NO NO PVDC* | *** *** *** *** *** *** *** *** *** ** | (16 Pin) 1 & 16 | | ٥ | | VSS (pins 18, 22, 26, 27, 28, 32, 36) | VSS (pins 18, 22, 26, 27, 28, 32, 36) | GND (nins 31 23 35 37) |
| NO NO NO PVDC: | *** *** *** *** *** *** *** *** *** ** | 7 0 | - 1 | | | | | |
| NO ON O | *** *** *** *** *** *** *** *** *** ** | 2 | 16 | | | | | |
| NO ON O | -+5 VDC* | 4 1 | | | | | | |
| NO NO PVDC* | -+5 VDC* -+3.3 VDC* -+5.0 AND +3.3 VI SVDC* -+3.3 VDC | 0 | | | | | | |
| **5 VDC** NO NO PVDD = 3.3 VpIC* **5 VDC** **5 VDC** **5 3.3 VpC** **5 VDC** **5 V | ************************************** | ١ | -1 | | | | | |
| **5 VDC** NO NO PVDD** **3.3 VDC** NO NO PVDD** **3.3 VDC** **3.3 | *+5 VDC* *+5.0 AND +3.3 VDC* *+3.3 VDC* *+5.0 AND +3.3 VI PVDD = 3.3 Volts V33 (Plns 33, 34) = 3.4 Caution: When making connections, reference the CL-GD7555X bin numbers (and not nin names) | | \neg | | | | | |
| NO NO PVDC* | -+5 VDC* -+33 VDC* -+33 VDC* -+33 VDC* -+50 AND +333 VI SUDC* -+50 AND +333 VI SUDC* | 6 | Т | | | | | |
| *+5 VDC* | -+5 VDC' -+50 AND +3.3 VDC' NO NO PVDD = 3.3 Volts V33 (Plns 33, 34) = 3. Caution: When making connections, reference the CL-GD7555X bin numbers (and not nin names) | 9 | | | | | | |
| .+5 VDC* .+5 VDC* .+3.3 VDC* . | *+5 VDC* | = | | | | | | |
| **5 VDC* | *+5 VDC* | 12 | | | | | | |
| .+5 VDC* NO NO PVDB* | *+5 VDC* | 13 | | | | | | |
| "+5 VDC" | -+5 VDC | 14 | Т | | | | | |
| "+5 VDC" "+3.3 VDC" " NO NO PVDD = 3.3 Volts | -+5 VDC+5 VDC+5 VDC+5 VDC+5.0 AND +3.3 VI = 3.0 VDC = 3.3 VDC = 3.0 VDC = 4.5.0 AND +3.3 VI = 4.5.0 AND +3.5.0 AND +3.5 VI = 4.5.0 AND | 8 | 1 | 8 | | | | |
| +3.3 VDC* NO NO NO PVDD = 3.3 Volts | -+3.3 VDC* -+3.3 VDC* | Required V. | Slage (See I | Demo Board App Notes | "OUV B." | ************************************** | | |
| NO PVDD = 3.3 Voite | Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names) | Pour la | Notes | os 2 | | .+2 vDC. | "+3.3 VDC" | *+5.0 AND +3.3 VDC* |
| | Caution: When making connections, reference the CL-GD7555X pin numbers (and not nin names) | | | | ON | ON | PVDD = 3.3 Volts | V33 (Pins 33, 34) = 3.3 Volts |
| | | | | | | | | |

| (| c |) |
|---|---|---|
| • | Q |) |
| Ì | | |
| 7 | 7 | 1 |

| ď |
|-------------|
| |
| 2 |
| Œ |
| Table |
| |
| |
| tion |
| ·= |
| * |
| X |
| <u> </u> |
| _ |
| <u>_</u> |
| 0 |
| |
| |
| (U) |
| ŭ |
| Ğ |
| nterface |
| <u> </u> |
| <u> </u> |
| 7 |
| |
| Panel I |
| (1) |
| č |
| = |
| ~ |
| Щ. |
| CL-GD7555 |
| D7555 |
| 17 |
| 2 |
| |
| |
| (5 |
| Y |
| <u>ت</u> |
| 六 |
| |
| |

| MBXON # | | | | | | | | |
|-----------------|----------|----------------|---|-----------------------------|---|--|------------------------|------------------------------------|
| | , | 7 | VCC 105-10 | KCL 6448 HSTT-X1 | KCS 8060 BSTT | ED-M-1227 | AA 95 VA3D | EDM GPZ 3KCF |
| | | _ | | 640 x 480 | 800 × 600 | 640 x 480 | 640 x 480 | 640 x 480 |
| Pin #'s | Plu #8 | Pin Name | | C8DD-16 | C8DD-16 | M2DD-8 | C512SS-9 | C8DD-16 |
| - | 129 | FP2 | Data | LD0 (pin 16) | LD0 (CN2 - pin 1) | DOL (p12) | | DL0 (pin 11) |
| 2 | 160 | FP3 | Data | LD1 (pln 17) | LD1 (CN2 - pin 2) | D1L (p13) | B1 (DA10) | DL1 (pln 13) |
| | 2 | FP4 | Data | LD2 (pin 18) | LD2 (CN2 - pin 3 | D2L (p14) | B2 (DA11) | DL2 (oln 17) |
| 4 | 162 | FP5 | Data | LD3 (pin 19) | LD3 (CN2 - pin 4) | D3L (p15) | B3 (DA12) | DL3 (pln 19) |
| 2 | 166 | FP8 | Data | LD4 (pin 20) | LD4 (CN2 - pin 5) | DOU (p8) | | DL4 (pin 1) |
| 9 | 167 | FP9 | Data | LD5 (pin 21) | LD5 (CN2 - pin 6) | D1U (pg) | G1 (DA6) | OL5 (pln 3) |
| 7 | 89 - | FP10 | Data | LD6 (pin 22) | LD6 (CN2 - pin 7) | D2U (p 10) | G2 (DA7) | Di 6 (pin 5) |
| 8 | 169 | FP11 | Data | LD7 (pin 23) | LD7 (CN2 - pin 8) | D3U (p11) | G3 (DA8) | DI 7 (nin 7) |
| 6 | 172 | FP13 | Data | HD7 (oin 15) | HD7 (CN1- nin 15) | /a\ | (aug) an | DE (pill r) |
| 9 | 170 | FP12 | Data | HD6 (pln 14) | HD6 (CN1: nin 14) | | | 00/ (pill 31) |
| = | 164 | FP7 | Data | HDS (nin 13) | MOE (CN1, pla 19) | | | D06 (pin 29) |
| 10 | 183 | EDA | otoC | (C) 1110 (C) 1 | (6) 110 (6) | | | DU5 (pin 25) |
| 5 | 170 | 2017 | 100 | (2) (10) | TD4 (CN1: pin 12) | | | DU4 (pin 23) |
| 2 5 | 2 2 | 9,00 | Data | () I md) sou | HD3 (CN1- pin 11) | | R3 (DA4) | DU3 (pin 22) |
| - | 2 | בו בו בו | Cata | HDZ (pin 10) | HD2 (CN1- pln 10) | | R2 (DA3) | DU2 (pln 24) |
| 2 9 | : | 0 | Data | (6 uld) LOH | HD1 (CN1- pin 9) | | R1 (DA2) | DU1 (pin 26) |
| 9 | 2 | FP14 | Data | HD0 (pin 8) | HD0 (CN1- pln 8) | | | DU0 (pin 28) |
| 18 | 155 | FPVDCLK | Shift Clock | CP (Pin 6) | CP (Cn1- Pin 6) | CPX (0.3) | DCLK (sp2) | CP (nin 10) |
| 20 | 3 | FP18 | Data | | | | | /2 |
| 22 | 156 | LFS | Frame Clock | FRM (Pin 1) | FRM (CN1 - Pin 1) | FRM (n1) | VO (SP7) | CDM (vin 4) |
| 23 | 158 | FP1 | Data | DF (Pin 2) | DF (CN1 - Pin 2) | /: 4 | (;;;) | (+ ind) with |
| 24 | | | Spare | | | | | |
| 25 | 114 | VSVNC | CRTUSVAC | | | | | |
| 26 | 152 | | | | | | | |
| 22 | 110 | HOVAIC | COL HOVAL | | | | DENA (SP8) | DENA (SP8) |
| 2 | 1 | VEF | Sulfebod NEG | | | | | |
| 20 | 133 | 0103 | Date Delication | | | | | |
| 98 | 1 | VAR | Switched DOS | VEE (Plac 97 9 90) | VET 404 | | | |
| 8 | | VRKIT | Backlight (+ 12) | Dooldlaht | אבר וכועב ירוווס וב מ וסן | | | |
| 33 | | CIANA | Cachigha (+12) | VED (-1- 04) DO (P) | Backlight | Backlight | Backlight | Backlight |
| 3 8 | 146 | 2034 | Controlled Logic | VOD (piii 24), 63 (Fiii 20) | VOD (CNZ - pin 9) | VDD (p 4) | VDD1 (SP8,9) | VDD (pin 14 & 16) |
| 36 | | 2 2 | Data | 3 17 4401 | | | | |
| 37 | | | LINE CIOCK | LOAD (pin 4) | LOAD (CN1 - pin 4) | LOAD (pin 2) | HD (SP4) | LOAD (pin 6) |
| 5 8 | Т | | VEC CHADIB | Utor (pin 3) | UISP (CN1 - DIN 3) | | | DISPON (pin 18) |
| 9 8 | 3 1 | 2 | VCC Enable | | | | | |
| 3 5 | \neg | FFU | Data | | | | | |
| 40 | | CONTROS | Switched + Contrast | VCONT (Pln 29) | VCONT (CN2 - Pin 14) | | | VCON (pin 12) 2 VDC |
| 4 | | CONTINEG | Switched - Contrast | | | VLCD (P 6) | | |
| 42 | 139 | FP25 | Data | | | | | |
| 43 | | FP30 | Data | | | | | |
| 44 | 1 | FP24 | Data | | | | | |
| 17,19,21,34,36 | | Ground | | VSS (nin 5 7 8 25) | VSS (plp CN1 - Dips E 9.7) | CND (n c e 2) | 100,000 | 20 20 27 20 27 20% |
| (16 Pin) 1 & 16 | | Pulloug | | / Day 5 () (5 mg/ 55) | (S C C C C C C C C C C C C C C C C C C | CIND DOG / | V33 (3F1, 3, 3, 10) | Veo (pins z, 6, 9, 15, 21, 27, 30) |
| 2 6 | 133 | FP20 | Data 133 | | VSS (pri CNZ - Pin 10) | | VSS (DA1,5,9,13,14,15) | |
| 6 | Т | | Deto 495 | | | | | |
| , | 300 | 1200 | Data 190 | | | | | |
| * (| 1 | | Data 136 | | | | | |
| 0 | T | | Data 137 | | | | | |
| ٩ | Т | FP26 | Data 140 | | | | | |
| 7 | Т | FP27 | Data 141 | | | | | |
| 6 | 143 | FP28 | Data 143 | | | | | |
| 9 | Į. | FP29 | Data 144 | | | | | |
| = | - 1 | | Data 147 | | | | | |
| 12 | 148 | | Data 148 | | | | | |
| 13 | 149 | | Data 149 | | | | | |
| 4 | 150 | FP35 | Data 150 | | | P. P. C. | | |
| 8 | Т | 9 | | | | | | |
| Benillad V |) altage | See Demo B | Bequired Voltage (See Damo Board App Notes) | ., 28 VDC | 97 VDC. | :Our 20 : | | |
| Dollahou | Ollago (| | Case App Notes | + 20 VUC | :: I(A /E + | | - CON 41. | 00.00 |
| | | Ninton O | 7 | | | 204.03 | 200 | 77.0 VDC |

| ဖ |
|----|
| Ō |
| × |
| |
| 70 |

| 4 |
|--|
| |
| 2 |
| a |
| ┝ |
| _ |
| 7 |
| ` |
| 7 |
| ă |
| Ž |
| _ |
| 5 |
| 7 |
| _ |
| 4 |
| Ç |
| <u></u> |
| Ţ |
| Q |
| 7 |
| = |
| _ |
| <u>a</u> |
| |
| 70 |
| CL-GD7555 Panel Interface Connection Table |
| S |
| Ľ |
| LO |
| Ĭ, |
| |
| O |
| Ţ |
| |
| C |
| |

| NI 6448 ACSO.02 (03) |
|---------------------------------|
| 640 x 480 |
| C4KSS-12 |
| B0 (pln 16) |
| B1 (pin 17) |
| B2 (pln 18) |
| 60 (pin 19) |
| G1 (nh 13) |
| G2 (pin 14) |
| G3 (pin 15) |
| |
| |
| |
| B3 (nin 10) |
| R2 (pin 9) |
| B1 (pin 8) |
| R0 (pin 7) |
| CLK (Pin 1) |
| |
| VSYNC (pin 5) |
| |
| |
| |
| DE (Pin 25) |
| |
| |
| |
| |
| VCC (nin 24) MODE (nin 26) |
| |
| HSYNC (pln 4) |
| BLOFFO (Pin 22) |
| |
| |
| |
| |
| |
| |
| GND (plns 2.3.6.11.20.23.28.29) |
| ACA (Pln 21) |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| N/A |
| 2 |

| 9 |
|---|
| O |
| S |
| ヒ |
| മ |

| • |
|-------------|
| [able |
| 7 |
| 1 |
| _ |
| Connection |
| ž |
| ectio |
| <u>a</u> |
| Ξ |
| |
| Conne |
| U |
| Q |
| 2 |
| 40 |
| erface (|
| ¥ |
| = |
| |
| <u>@</u> |
| ⊊ |
| Panel |
| |
| 12 |
| 10 |
| CL-GD7555 F |
| |
| (5 |
| 1 |
| S |
| O |
| |

| 96/2/9 | | CL-GD7 | 555 Panel | Panel Interface Connection Table | nection Ta | | Page 6 of 17 |
|--|------------------------|------------------|----------------------|--|------------------------|--|---|
| | A CONER | Optrex | Optrex | Samsung | Samsung | Samsund | Samenno |
| 1 | CL-GD/99X | DMF-50383-NF | DMF-50414-NCU-FW | LT 094 V1-X0S (X1S) | LT 094 V3-X0S | LT 104 S1 | I T 104 V3 |
| di | - 1 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 | 800 × 600 | 640 x 480 |
| | Name | M2DD-8 | C8DD-16 bit | C512SS-9 | C4KSS-12 | C256KSS-18 | C258KSC.18 |
| 1 159 FP2 | | DL0 (pin 12) | DL0 (pin 17) | | B0 (pln 19) | B2 (nin 31) | B2 (Pin 22) |
| 160 | | DL1 (pln 13) | DL1 (pln 18) | B0 (CN1-Pin 13) | B1 (pln 20) | B3 (pin 33) | B3 (Pln 93) |
| 161 | | DL2 (pin 14) | DL2 (pin 19) | B1 (CN1-Pin 14) | B2 (pin 21) | B4 (oin 34) | B4 (Pin 24) |
| 162 | | DL3 (pin 15) | DL3 (pin 20) | B2 (CN1-Pin 15) | B3 (pln 22) | B5 (pln 35) | B5 (Pin 25) |
| 166 | | D00 (pln 8) | DL4 (pln 21) | | G0 (pin 14) | G2 (pin 21) | G2 (Pin 15) |
| 7 167 FP9 | | DU1 (bin 9) | DL5 (pin 22) | G0 (CN1-Pin 9) | G1 (pin 15) | G3 (pin 23) | G3 (Pin 16) |
| 100 | | DU2 (pln 10) | DL6 (pin 23) | G1 (CN1-Pin 10) | G2 (pin 16) | G4 (pin 24) | G4 (Pin 17) |
| 60, | | DU3 (pin 11) | DL7 (pln 24) | G2 (CN1-Pln 11) | G3 (pin 17) | G5 (pin 25) | G5 (Pin 18) |
| 9 1/2 FF13 | | | DU7 (pin 15) | | | R1 (pin10) | R1 (Pin 7) |
| 2 3 | , | | DU6 (pin 14) | | | R0 (pin 9) | R0 (Pin 6) |
| 100 | | | DU5 (pln 13) | | | G1 (pin 20) | G1 (Pin 14) |
| 3 6 | | | DU4 (pin 12) | | | G0 (pin 19) | G0 (Pin 13) |
| | | | DU3 (pln 11) | R2 (CN1-Pin 7) | R3 (pin 12) | R5 (pin 15) | R5 (Pin 11) |
| 2/2 | 16 Data | | DU2 (pln 10) | R1 (CN1-Pln 6) | R2 (pin 11) | R4 (pin 14) | R4 (Pin 10) |
| 15 174 FP15 | | | DU1 (pln 9) | R0 (CN1-Pin 5) | R1 (pin 10) | B3 (nin 13) | B3 (Bin 0) |
| 173 | | | DU0 (pin 8) | | B0 (nin 9) | B2 (nin 11) | 6 111 00 |
| 155 | S. C. | CP (pin 3) | CP(pin 3) | CLOCK (CN1-Pin 1) | CLK (Pin 1) | DCI K (nin 9) | 0 C (C (C (C (C (C (C (C (C (C |
| 20 131 FP18 | | | | | | DOCK (PILE) | DOEN (PIN 2) |
| 156 | S Frame Clock | FLM (pin 1) | FLM (pln 1) | VSYNC (CN1-Pin 4) | VSVNC (pin 5) | VSVNC (pip 6) | VEXNIC (= - 4) |
| 23 158 FP1 | 1 Data | | | , | /S | Child Childy | VSTNC (pin 4) |
| 24 | Spare | | | | | DI (più so) | B1 (PIN 21) |
| 114 | VSYNC CAT VSYNC | | | | | | |
| 26 152 FPDE | | | | DE(CN1-Pin 3) | DE(Pin 7) | DECONT-PIN STATE DECENTAGE OF THE PRINTING COLUMN STATE OF THE PRINT STATE OF THE PRINTING COLUMN STATE OF THE PRINTING COLUMN STATE | () () () () () () () () () () |
| 112 | HSYNC CRT HSYNC | | | | () | DEID IMA (MIS) | DE (PIN 2/ |
| • | | | | | | | |
| 29 132 FP19 | | | | | | | |
| • | B Switched POS | | | | | | |
| • | | Backlight | Backlight | Backlight | Backlinht | Bocklicht | Docklobs |
| • | SWVDD Switched Logic | VDD (pin 5) | VCC (pln 5) | Vcc (CN2-P2) VBB (CN2-P1) | Vcc (P 24) VDD (P 25) | VOD (oline 30 & 40) | MOD (Piece Op op a por |
| | | | | (, , , , , , , , , , , , , , , , , , , | ייט ון בין ייטט ון בין | VOC (Pills 59, & 40) | VDD (PINS 28, 29 & 30) |
| 153 | | LP (pin 2) | LP (pin 2) | HSYNC (CN2-Pin 6) | HSYNC (pin 3) | HSVNC (Pin 4) | HOVNIC (nin 3) |
| 123 | FPVEE VEE Enable | DISP_OFF (pin 4) | DISP_OFF (pin 4) | | | (t 1) (t 2) | C III ONLIGH |
| 125 | | | | | | | |
| 157 | | | | | | 80 (nin 29) | BO (Bin 90) |
| • | | | VHH (pln 7) | | | CO (Pill 23) | DO (FILL 20) |
| , | NEG | VEE (pin 7) | | | | | |
| 139 | | | | | | | |
| 145 | | | | | | | |
| 138 | 24 Data | | | | | | |
| 1/,19,21,34,36 - Ground | nug | VSS (pin 6) | VSS (pin 6, 16 & 25) | GND (CN1-Pins 2, 8, 12) | GND (Pins 2,4,6,8,13) | VSS (pins 1, 3, 6, 7, 8, 12, 15, 16, 17) | GND (Pins 1, 5, 12) |
| 1101110 | October 199 | | | GND (CN2-Pins 3, 4) | GND (Pins 18, 23, 29) | VSS (pins 18, 22, 26, 27, 28, 32, 36) | GND (Pins 19, 26) |
| 135 | Ì | | | | | | |
| 1 | 2 Data 136 | | | | | | |
| | | | | | | | |
| 140 | | | | 7.77 | | | |
| 141 | | | | | | | |
| 9 143 FP28 | | | | | | | |
| | 9 Data 144 | | | | | | |
| 147 | | | | | | | |
| 12 148 FP33 | | | | | | | |
| 149 | | | | | | | |
| 14 150 FP35 | 5 Data 150 | | | | | | |
| Bounfeed Voltage (See | Domo Board Ann Aleksey | 1000 | | | | | |
| Note that the second of the se | Notes 2 | -25 VDC | -+ 26 VDC | +5VDC | +5VDC | "+5 VDC" | +5VDC |
| Circle Louis | ADIZANCE | ON | ON . | ON | ON. | ON | ON |

Cirrus Logic ADVANCE

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names).

CL-GD7555 Panel Interface Connection Table

96/2/9

| DB-44 | Ļ | 7 | טו טויים | Sanyo |
|-----------------|---------|-------------|---|--------------------------|
| Maxon # | | 5 1 2 | XCC/A | AL 0603 ADP |
| MDH-BA-44P | į | L | | 640X480 |
| FID #S | FID #.S | | Description | C4KSS-12 |
| - | 120 | FP2 | Data | B0 (Pin 16) |
| 2 | 160 | FP3 | Data | B1 (Pin 17) |
| 3 | 161 | FP4 | Data | B2 (Pin 18) |
| 4 | 162 | FP5 | Data | B3 (Pin 19) |
| 9 | 166 | FP8 | Data | G0 (Pin 12) |
| 9 | 167 | FP9 | Data | G1 (Pin 13) |
| 7 | 168 | FP10 | Data | G2 (Pin 14) |
| 8 | 169 | FP11 | Data | (33 (Pin 15) |
| 6 | 172 | FP13 | Data | , |
| 10 | 12 | FP12 | Data | |
| = | 164 | FP7 | Data | |
| 12 | 163 | FP6 | Data | |
| 5 | 178 | EP17 | Date | 107 (07 |
| 14 | 175 | FP16 | Data | 00 /00 |
| 5 | 174 | FP15 | Data | D4 (DIA 9.) |
| 9 | 2 | FP14 | Data | 00,000 |
| 4 | 45.5 | FPVDCIK | Shift Clock | CK (DIS 4) |
| 20 | 3 | FP18 | Data | מא (רווו ו) |
| 22 | 156 | FS | Frame Clock | VSVNC (Pin 5) |
| 23 | 158 | FP1 | Data | (0) |
| 24 | | | Spare | |
| 25 | 114 | VSYNC | CRT VSYNC | |
| 56 | 152 | FPDE | Display Enable | |
| 27 | 112 | HSYNC | CRTHSYNC | |
| 28 | | VEE | Switched NEG | |
| 29 | 132 | FP19 | Data | |
| 30 | • | VBB | Switched POS | |
| 31 | | VBKLT | Backlight (+12) | Backlight |
| 35 | • | SWVDD | Switched Logic | VCC (Pin 22 & 24) |
| 33 | 146 | FP31 | Data | |
| 35 | 153 | LLCLK | Line clock | HSYNC (Pin 4) |
| 37 | 123 | FPVEE | VEE Enable | |
| 38 | 125 | FPVCC | VCC Enable | |
| 39 | 157 | FP0 | Data | |
| 40 | • | CONTPOS | Switched + Contrast | |
| 41 | | CONTINEG | Switched - Contrast | |
| 42 | 139 | FP25 | Data | |
| 43 | 145 | FP30 | Data | |
| 44 | 138 | FP24 | Data | |
| 17,19,21,34,36 | • | Ground | | GND (Pin s2,3,6,11,20) |
| (16 Pin) 1 & 16 | ٠ | Ground | | GND (Pin s 21, 23,28,29) |
| 2 | 133 | FP20 | Data 133 | |
| 3 | 135 | FP21 | Data 135 | |
| 4 | 136 | FP22 | Data 136 | |
| 5 | 137 | FP23 | Data 137 | |
| 9 | 140 | FP26 | Data 140 | |
| 7 | 141 | FP27 | Data 141 | |
| 6 | 143 | FP28 | Data 143 | |
| 9 | | FP29 | Data 144 | |
| 11 | 147 | FP32 | Data 147 | |
| 12 | \neg | FP33 | Data 148 | |
| 13 | _ | FP34 | Data 149 | |
| 14 | 120 | FP35 | Data 150 | |
| 8 | | Onused | | |
| Rednired | Voltage | See Demo Bo | Required Voltage (See Demo Board App Notes) | +5VDC |
| | | Notes ? | | Yes |

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names).

Cirrus Logic ADVANCE

| ဖ |
|---|
| ã |
| Ž |
| Ę |
| C |

| Table |
|-----------|
| Ë |
| on |
| ection |
| Ž |
| Conn |
| 90 |
| rfa |
| Interface |
| Ė |
| ne |
| Panel I |
| 7555 |
| D755 |
| CL-GD7 |
| <u>C</u> |
| Ö |

| Colorest Paral Part Is Colorest Colo | Pin #'s 159 160 160 161 162 166 166 | 0755x | | , | | • | 0,100 | | | |
|--|--|---------------------|---|---------------|--|---------------|----------------------|--------------------|---------------------|--------------------|
| 150 | 159 160 161 161 162 166 166 | | erface | Panel Part #s | | Panel Part #e | 1 CM. 5975.81(9) NAK | | CAL COOL OO NIAK | Sanyo |
| 160 FP | Pin #'s Pin Name 159 FP2 160 FP3 161 FP4 162 FP6 166 FP9 167 167 FP9 167 | | | 180 | 640 x 4 | מונים ו | 640 x 480 | | 640 × 480 | LCM-5331-22 F |
| 100 PP22 Duna CDM-66250-xxxx DDI (pin 12) CDM-66250-xxxx DDI (pin 12) CDM-66250-xxx DDI (pin 13) CDM-66250-xx DDI (pin 13) CDI (pin 14) CDI (pin 1 | 169 FP2 160 FP3 161 FP4 162 FP5 166 FP8 166 FP9 168 EP9 | Description | M2SS | 1.4 | M2DD | 8- | M2DD-8 | C8SS-16 | C858.16 | 040 X 400 |
| 1876 FPP Dana LOM-6565-0000 LOM 6000 LOM 60 | 160 FP3 161 FP4 162 FP5 167 FP9 168 EP4 | Data | | LCM-5522-xxxx | LD0 (pin 12) | LCM-5505-xxxx | LD0 (pin 10) | LD0 (pln 17) | LD0 (pln 17) | 1 D0 (nln 15 |
| 182 FPA Data Data UMPORGS.xxxxx LOR (April 57) (Abril 557) (Abri | 161 FP4 162 FP5 166 FP9 167 FP9 | Data | | LCM-5540-xxxx | ll | LCM-5515-xxxx | LD1 (pin 11) | LD1 (pin 18) | LD1 (pln 18) | LD1 (pin 14 |
| 186 FPP Data Du glin g) UD glin lo | 162 FP5 166 FP8 167 FP9 | Data | | LM-DK55-xxxx | | LCM-5541-xxxx | LD2 (pin 12) | LD2 (pin 19) | LD2 (pin 19) | LD2 (nin 13 |
| 1467 Fig. 20 Data Dolgies 9 Uso (pie 9) Uso (pie 9) Uso (pie 2) Uso (p | 166 FP8 167 FP9 169 ED10 | Data | | | | LCM-5571-xxxx | LD3 (pin 13) | LD3 (pin 20) | LD3 (pin 20) | LD3 (oln 12 |
| 1479 | 167 FP9 | Data | D0 (bin 8) | | | LM-GA55-xxxx | UD0 (pin 6) | LD4 (pln 21) | LD4 (pin 21) | 1 D4 (pin 11 |
| 1489 FP10 Data D2 (pn 15) U02 (pn 16) U02 (pn 16) U02 (pn 16) U02 (pn 16) U03 (pn 17) U03 (pn 18) U03 (pn | 169 5510 | Data | D1 (pln 9) | | UD1 (pln 9) | LM-KE55-xxxx | UD1 (pln 7) | LD5 (pin 22) | LD5 (nin 22) | 1 D5 (nin 10 |
| 1496 FP1 Date D | 21.1 | Data | D2 (pin 10) | | UD2 (pin 10) | | UD2 (pln 8) | LD6 (nin 23) | 1 DB (olo 23) | De (oho) |
| 1102 FP12 Data COCENTY 1103 FP12 Data UVID (pin 1) 1104 FP12 Data UVID (pin 1) 1104 FP12 Data UVID (pin 1) 1105 FP14 Data UVID (pin 1) 1106 FP15 Data UVID (pin 1) 1106 FP16 Data UVID (pin 1) 1105 FP16 Data UVID (pin 1) 1106 FP16 Data UVID (pin 1) 1107 FP16 Data UVID (pin 1) FLM (pin 1) 1107 FP16 Data UVID (pin 1) FLM (pin 1) FLM (pin 1) 1106 FP16 Data UVID (pin 1) UVID (pin 1) UVID (pin 1) 1107 FP17 DATE (pin 4) UVID (pin 1) UVID (pin 1) UVID (pin 1) 1107 VID (pin 12) VVID (pin 1) VVID (pin 1) VVID (pin 1) VVID (pin 1) 1107 VID (pin 12) VVID (pin 1) VVID (pin 1) VVID (pin 1) <td>169 FP11</td> <td>Data</td> <td>D3 (pin 11)</td> <td></td> <td>UD3 (nin 14)</td> <td></td> <td>1103 (nin 0)</td> <td>1 D7 (pin 24)</td> <td>1 D7 (pln 04)</td> <td>1 D2 (21. 0)</td> | 169 FP11 | Data | D3 (pin 11) | | UD3 (nin 14) | | 1103 (nin 0) | 1 D7 (pin 24) | 1 D7 (pln 04) | 1 D2 (21. 0) |
| 140 FP7 Dias Di | 172 FP13 | Data | | | , | | 6 110 | 1107 (011 24) | LO7 (pill 24) | rn/ (bin 8) |
| 169 FP97 Diasa Uuco pin 19 Uuco pi | 170 FP12 | Data | | | | | | (a) uid) /aa | (a) (b) (a) | 00 / (pin 16 |
| 110 Frit Diame Use D | 164 FP7 | Data | | | | | | (c) uidi ann | (ct nid) ann | UD6 (pln 17 |
| 175 FP17 Data UO4 pin 15) UO4 pin 15) UO4 pin 15) UO5 pin | 163 EDA | Date | | | | | | UD5 (pln 14) | UD5 (pin 14) | UD5 (pin 18) |
| 175 FP16 Data U026 (pin 12) U036 (pin 12) U036 (pin 12) U036 (pin 13) U036 (pin 14) U036 (pi | 178 5017 | Data | | | | | | UD4 (pin 13) | UD4 (pin 13) | UD4 (pin 19 |
| 177 FPT Court | 476 6040 | Cala | | | | | | UD3 (pln 12) | UD3 (pin 12) | UD3 (pin 20 |
| 1472 FP1-12 Data 1516 FP1-12 Data 1517 FP2-12 Data 1518 FP2-12 Data 1519 FP2-12 Data 1510 FP2-12 Dat | 474 7047 | Data | | | | | | UD2 (pin 11) | UD2 (pin 11) | UD2 (pln 21) |
| 1.05 FPUTOLIK SMIT Clock CL2 (pin 6) CL2 (pin 7) CL2 (pin 6) CL2 (pin 7) | 170 551 | Cala | | | | | | UD1 (pln 10) | UD1 (pin 10) | UD1 (pin 22) |
| 155 FPUCCAR CL2 (pin 6) CL2 (pin 5) CL2 (pin 6) 156 FF3 Farme Clock FLM (pin 1) | 1/3 7714 | Data | | | | | | (6 ujd) OQN | UD0 (pin 9) | UD0 (pln 23) |
| 158 FP1 Data | 155 FPVDCLK | Shift Clock | CL2 (pin 6) | | CL2 (pin 3) | | CL2 (pln 4) | CL2 (pin 6) | CL2 (pln 6) | CL2 (pin 25) |
| 156 FF3 Frame Chock FM (pin 1) FLM | 131 1-218 | Cata | | | | | | | | |
| 156 FFT Data Might 2 Might | 156 LFS | Frame Clock | FLM (pin 1) | | FLM (pin 1) | | FLM (pin 1) | FLM (pin 1) | FLM (pin 1) | FLM (pin 30) |
| 114 VSYNC CST VSYNC 126 FPDE Display Enable 127 FSYNC CST VSYNC 127 FSYNC CST VSYNC 128 FPDE Display Enable 128 FPDE Display Enable 129 FPDE Display Enable 120 FSYNC CST FSYNC 121 FSYNC CST FSYNC 122 FP19 Display 132 FP19 Display 140 FP20 Display 151 FP20 Display 152 FPVE Display 153 FPVE Display 154 FP20 Display 155 FP20 Display 155 FP20 Display 156 FP20 Display 157 FP20 Display 158 FP21 Display 159 FP22 Display 150 FP22 Display 150 FP22 Display 151 FP20 Display 152 FP20 Display 153 FP20 Display 154 FP20 Display 155 FP20 Display 156 FP20 Display 157 FP20 Display 158 FP21 Display 159 FP22 Display 150 FP22 Display 150 FP22 Display 151 FP20 Display 152 FP20 Display 153 FP20 Display 154 FP20 Display 155 FP20 Display 156 FP20 Display 157 FP20 Display 158 FP21 Display 159 FP20 Display 150 FP20 Display 1 | 158 FP1 | Data | M (pin 2) | | | | M (pin 2) | M (pin 2) | M (pin 2) | M (pin 29) |
| 114 VSYNC CRTY VSTNC CRTY VSYNC CR | | Spare | | | | | | | | |
| 128 FPDE Display Emaile | 114 VSYNC | CRT VSYNC | | | | | | | | |
| 112 HSYNC CRT HSYNC CR | 152 FPDE | Display Enable | | | | | | | | |
| - VEE Switched NEG VEE (pin 14) VEE (pin 7) 132 FF19 Data VEE (pin 14) VEE (pin 7) - VBBB Switched POS VEE (pin 14) Backlight - VBKLT Backlight (+12) Backlight NOD (pin 12) VDD (Pin 5) 1- SWVDD Switched Logic V DD (pin 12) VDD (Pin 5) CL1 (pin 4) 163 HOUCK Line clock CL1 (pin 4) CL1 (pin 4) CL1 (pin 4) 123 FPVEE VEE Caable DISP OFF (pin 3) DISP OFF (pin 4) CL1 (pin 4) 123 FPVCC VCE Enable DISP OFF (pin 3) DISP OFF (pin 4) CL1 (pin 4) 123 FPVCC VCE Enable DISP OFF (pin 3) DISP OFF (pin 4) CL1 (pin 4) 123 FPVCC VCE Enable DISP OFF (pin 3) VEE (pin 7) VEE (pin 7) 138 FP24 Data Data VSS (pin 6) VEE (pin 7) 138 FP24 Data ASS (pin 5, 7, & 13) VSS (pin 6) VEE (pin 7) 138 <td< td=""><td>112 HSYNC</td><td>CHTHSYNC</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | 112 HSYNC | CHTHSYNC | | | | | | | | |
| 132 FP19 Delta | · VEE | Switched NEG | | | VEE (nin 7) | | | | | |
| · VBB Switched POS VEE (pin 14) Backlight Vee (pin 16) Vee (pin 16) Vee (pin 16) Vee (pin 28 ± 29) Vee (pin 28 ± 20) V | 132 FP19 | Data | | | 7 | | | | | |
| 148 LLT (2014) Backlight (+12) (+12) (+12) (+12) (+13) (+14) | . VBB | Switched POS | VEE (pin 14) | | | | Voo (nin 16) | 100 9 00 outs/ oo/ | 100 000 000 0011 | |
| 1.0 SWIVIDD Switched Logic VDD (pin 12) VDD (Pin 13) VDD (Pin 14) VDD (Pin 14) VDD (Pin 15) VDD (Pin 14) VDD (Pin 15) V | · VBKLT | Sackiloht (+12) | Backlioht | | Backlicht | | Backlicht | Populate Con 29) | vee (pilis 29 & 30) | vee (plns 3 & |
| 146 FP31 Date CL1 (pin 4) CL1 (pin | - SWVDD | Switched Logic | V DD (nin 12) | | VDD / Pln 5) | | VAD (Dio 44) | Vad (nin OF) | (z) uide | Backlight |
| 153 LLCLK Libe clock CL1 (pin 4) CL1 (pin 2) CL1 (pin 4) DISPOST 157 FPVC VCE Enable Data VCE Candreas VO (pin 15) VO (pin 17) VO (pin 30) VO (p 31) 157 FPVC Data VCONTPOS Switched + Contrast VO (pin 15) VO (pin 17) VO (pin 30) VO (p 31) 158 FP2 Data PCONTPOS Switched + Contrast VO (pin 17) VO (pin 30) VO (p 31) 159 FP2 Data PCONTPOS Switched + Contrast VO (pin 17) VO (pin 30) VO (p 31) 159 FP2 Data VS (pin 6) VS (pin 6) <td< td=""><td>146 FP31</td><td>Jata</td><td>, , , , , , , , , , , , , , , , , , , ,</td><td></td><td>70 1702.</td><td></td><td>(1)</td><td>(62 Hrd) DDA</td><td>(CZ) DDA</td><td>(/ uid) ppA</td></td<> | 146 FP31 | Jata | , | | 70 1702. | | (1) | (62 Hrd) DDA | (CZ) DDA | (/ uid) ppA |
| 122 FPVEE VEE Enable DISP-OFF (pin 3) DISP-OFF (pin 4) DISP-OFF (pin 5) OCT (pin 17) | 153 LLCLK | ine clock | CL1 (pin 4) | | Cl 1 (nin 2) | | Cl 1 (ng) | (A circ) + 10 | Ol 4 (ala 4) | 17.7 |
| 126 FPVC VCC Enable District 157 FPO Sala CONTINCS Switched + Confrast VO (pin 15) VO (pin 17) VO (pin 30) VO (p 31) 1 CONTINCS Switched + Confrast VO (pin 16) VEE (pin 7) VO (pin 17) VO (pin 30) VO (p 31) 1 SP P25 Data PP24 Data Data VEE (pin 7) VO (pin 17) VO (pin 30) VO (p 31) 1 39 FP24 Data Data VEE (pin 7) VEE (pin 7) VO (pin 17) VO (p 31) 1 39 FP24 Data Data VEE (pin 7) VEE (pin 7) VO (pin 17) VO (p 31) 1 39 FP24 Data Data VEE (pin 7) VEE (pin 7) VO (p 31) 1 39 FP24 Data Data VEE (pin 7) VEE (pin 7) VEE (pin 7) 1 30 FP24 Data Data VEE (pin 7) VEE (pin 7) VEE (pin 7) 1 30 FP24 Data Data VEE (pin 7) VEE (pin 7) VEE (pin 7) 1 41 FP29 Data Data VEE (pin 8, 52, 27) <td>123 FPVEE</td> <td>VEE Enable</td> <td>분</td> <td></td> <td>USP OFF (Pin 4)</td> <td></td> <td>DISP OFF* (Blo K)</td> <td>VE 1011 4)</td> <td>OLI (DIII 4)</td> <td>OCT DIN 2/1</td> | 123 FPVEE | VEE Enable | 분 | | USP OFF (Pin 4) | | DISP OFF* (Blo K) | VE 1011 4) | OLI (DIII 4) | OCT DIN 2/1 |
| 157 FPO Date CONTROL Date VO (pin 17) VO (Pin 30) VO (P 31) 1 39 FP25 Data CONTROL Switched - Contrast VOE (pin 17) VO (pin 17) VO (Pin 30) VO (P 31) 1 39 FP25 Data Switched - Contrast VOE (pin 15) VOE (pin 17) VO (Pin 30) VO (P 31) 1 45 FP30 Data Data VOE (pin 15) VOE (pin 17) VO (P 31) 1 50 FP24 Data Data VOE (pin 15) VOE (pin 15) VOE (pin 17) VO (P 31) 1 50 FP24 Data 133 VOE (pin 15) VOE (pin 17) | 125 FPVCC | /CC Enable | 1 | | | | 6 | | DIOLO | DIOL (pill 26) |
| CONTROS Switched + Contrast VO (pin 15) VO (Pin 30) VO (Pin 30) VO (Pin 31) 136 FP30 Data VS (pin 15) VSE (pin 17) VO (Pin 30) VO (Pin 31) 138 FP24 Data VSS (pin 5, 7, 8.13) VSS (pin 6) VSS (pin 5, 7, 8.13) VSS (pin 6) VSS (pin 15) VSS (pin 5, 7, 8.13) VSS (pin 6) VSS (pin 6, 7, 8.13) VSS (pin 6, 7, 8.13) <t< td=""><td>157 FP0</td><td>Jafa</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | 157 FP0 | Jafa | | | | | | | | |
| CONTNEG Switched - Contrast VEE (pin 7) VO (Pin 30) VO (Pin 30 | · CONTPOS | Switched + Contrast | VO (nin 15) | | | | VO (a) 0V | 100 -107 | 1000 | |
| 139 FP25 Data 145 FP30 Data 13 FP24 Data 13 FP24 Data 13 FP24 Data 133 FP20 Data 133 135 FP21 Data 135 136 FP22 Data 136 137 FP23 Data 137 140 FP26 Data 141 141 FP29 Data 141 143 FP29 Data 144 144 FP39 Data 147 149 FP30 Data 149 149 FP30 Data 149 150 FP30 PA30 140 FP30 Data 149 150 FP30< | - CONTNEG | Switched - Contrast | | | VEE (nin 7) | | Control Co | VO (FILL 30) | VO (P.31) | VO (pin 2) |
| 145 FP30 Data 138 FP24 Data VSS (pin 5, 7, & 13) VSS (pin 6) Vss (pin 5, 3, 9) Vss (pin 5, 26, 27) - Ground Account VSS (pin 6) VSS (pin 6) Vss (pin 5, 26, 27) Vss (pin 5, 26, 27) Spin (1) 136 FP21 Data 135 VSS (pin 6) Vss (pin 5, 26, 27) Spin (1) 136 FP22 Data 136 VSS (pin 6) VSS (pin 6) VSS (pin 5, 26, 27) 137 FP23 Data 136 VSS (pin 5, 26, 27) VSS (pin 5, 26, 27) Spin (1) 140 FP24 Data 140 VSS (pin 6) VSS (pin 6) VSS (pin 5, 26, 27) 141 FP25 Data 140 VSS (pin 6) VSS (pin 6) VSS (pin 6) 141 FP26 Data 140 VSS (pin 6) VSS (pin 6) VSS (pin 6) 143 FP26 Data 143 VSS (pin 6) VSS (pin 6) VSS (pin 6, 26, 27) 144 FP29 Data 144 VSS (pin 6) VSS (pin 6, 26, 27) VSS (pin 6, 26, 27) 149 FP34 | 139 FP25 | Jata | | | 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 | | | | | |
| 138 FP24 Data VSS (pln 6, 7, & 13) VSS (pln 6) Vss (pln 8, 9, 26, 27) Spln (1) - Ground Ground VSS (pln 6, 7, & 13) VSS (pln 6) Vss (pln 8, 9, 26, 27) Spln (1) 136 FP20 Data 133 Spln (1) Spln (1) Spln (1) 136 FP22 Data 136 Spln (1) Spln (1) Spln (1) 137 FP23 Data 136 Spln (1) Spln (1) Spln (1) 140 FP26 Data 140 Spln (1) Spln (1) Spln (1) 141 FP28 Data 143 Spln (1) Spln (1) Spln (1) 143 FP28 Data 146 Spln (1) Spln (1) Spln (1) 144 FP29 Data 147 Spln (1) Spln (1) Spln (1) 144 FP29 Data 148 Spln (1) Spln (1) Spln (1) 149 FP34 Data 149 Spln (1) Spln (1) Spln (1) 150 FP35 Data 150 Spln (1) Spln (1) | 145 FP30 | Jata | | | | | | | | |
| - Ground Vess (plns, 7, & 13) VSS (pln 6, 7, & 13) VSS (pln 6, 7, & 13) VSS (pln 5, 6, 27) Spin (1) 133 FP20 Data 135 VSS (plns, 26, 27) Spin (1) 136 FP21 Data 136 PSS (pln 5, 7, & 13) Spin (1) 137 FP22 Data 136 PSS (pln 5, 7, & 13) Spin (1) 140 FP26 Data 140 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 141 FP27 Data 143 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 143 FP28 Data 144 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 148 FP29 Data 144 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 148 FP34 Data 143 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 149 FP34 Data 149 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13) 150 FP35 Data 149 PSS (pln 5, 7, & 13) PSS (pln 5, 7, & 13, & 13) PSS (pln 5, 7, & 13, & 13) PSS (pln 5, 7, & 13, & 13, & 13) PSS (| 138 FP24 | Jata | | | | | | | | |
| 133 FP20 Data 133 FP20 Data 135 PP22 Data 135 PP22 Data 136 PP22 Data 140 PP28 Data 141 PP29 Data 149 PP32 PP32 Data 149 PP32 | Ground | | VSS (nin 5 7 & 13) | | VGC (nin 6) | | Von Into 451 | 1 | _ | |
| 133 FP20 Date 133 Vss (pins 26,27) Spin (1) 136 FP21 Date 136 Post 20 Post 20 Post 20 Post 30 Post 3 | ŀ | | (A 10) (A 10) | | (0 IIId) 60 A | + | (c) uid ssv | ✝ | _ | Vss (pins 5, 6, 24 |
| *+38 VDC* | 133 EP20 | Joto 133 | | | | | | Vss (pins 26,27) | 5pin (1) | |
| *+38 VDC* *-24 VDC* *-35 VDC* *+38 VDC* NO | 135 FP21 | Jata 135 | | | | | | | | |
| *+38 VDC* | 136 FP22 | Jate 196 | | | | | | | | |
| *+38 VDC* | 137 ED93 | Jato 127 | | | | | | | | |
| *+38 VDC* *-24 VDC* *-35 VDC* *-137 VDC* *-138 VDC* *-1 | 140 5000 | Jata 140 | | | | | | | | |
| *+38 VDC* | 141 6007 | Jata 140 | | | | | | | | |
| *+38 VDC* | 141 FF2/ | JAIR 141 | | | | | | | | |
| *+38 VDC* | 143 FF28 | Jara 143 | | | | | | | | |
| *+38 VDC* | 144 FF29 | Jata 144 | | | | + | | | | |
| *+38 VDC* | 140 552 | Jala 147 | | | † | | | | | |
| *+38 VDC* | 140 6504 | Jata 146 | | | | | | | | |
| *+38 VDC* | 148 7734 | Jaia 149 | | | | | | | | |
| *+38 VDC* | 150 FF35 | Jata 150 | | | | - | | | | |
| "+38 VDC" "+37 VDC" "+38 VDC" "+38 VDC" "138 V | o c c c | | | | | | | | | |
| CN CN | Hequired Voltage (See Demo Bos | ard App Notes) | .+38 VDC. | | "-24 VDC" | | "35 VDC" | "+37 VDC" | .+38 VDC. | +30 VDC* |
| | Notes ? | | 9 | _ | 2 | | 9 | Q | Ç | Ç |

| ō | |
|---|--|
| | |
| C | |
| " | |

| Φ |
|-------------------------|
| Fable |
| 7 |
| <u>~</u> |
| • |
| \subseteq |
| 0 |
| ction |
| Ö |
| <u>e</u> |
| |
| Sonn |
| 0 |
| Conr |
| |
| × |
| 2 |
| erface |
| <u></u> |
| <u>e</u> |
| Inte |
| = |
| = |
| Panel |
| \subseteq |
| , co |
| <u> </u> |
| D |
| 3 |
| 755 |
| 7 |
| |
| 7 |
| CL-GD7555 P |
| ڵ |
| $\overline{\mathbf{O}}$ |
| |

| Maxon # MDH-BA-44P | | | | | | | | |
|-----------------------|------------|---|---------------------------------------|----------------------|-------------------------|---------------------------|---------------------------|------------------------|
| MDH-BA-44P | <u>ر</u> | CL-GD755x | LCM-5474-24 | LCM-5484-24 | LCM-CC 53-22 NEK | LCM-CD 53-22 NTK | Sanyo I M-RF 53-22 NTK | Sanyo |
| | | | 640 × 480 | 640 × 480 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 |
| Pin #'s | ᇷ | Name | M2DD-8 | M2DD-8 | C8DD-16 | C8DD-16 | C8SS-16 | CRSS-16 |
| - | 159 FP2 | | LD0 (pin 12) | LD0 (pin 12) | LD0 (pln 15) | LD0 (pin 16) | LD0 (oln 16) | LD0 (pin 16) |
| 2 | \neg | | LD1 (pln 13) | LD1 (pin 13) | LD1 (pin 14) | LD1 (pln 17) | LD1 (pln 17) | LD1 (pln 17 |
| | Т | | LD2 (pin 14) | LD2 (pin 14) | LD2 (pin 13) | LD2 (pin 18) | LD2 (pin 18) | LD2 (pln 18) |
| 4 1 | Т | | LD3 (pln 15) | LD3 (pin 15) | LD3 (pin 12) | LD3 (pin 19) | LD3 (pin 19) | LD3 (pin 19) |
| 0 | 100 FF8 | | UDO (pin 1) | UD0 (pin 1) | LD4 (pin 11) | LD4 (pin 20) | LD4 (pin 20) | LD4 (pin 20) |
| 7 | /01 | FP9 Data | UD1 (pin 2) | UD1 (pin 2) | LD5 (pin 10) | LD5 (pln 21) | LD5 (pin 21) | LD5 (pln 21) |
| . α | _ | | 002 (pin 3) | (Sud) 200 | (Sul 6) | LD6 (pln 22) | LD6 (pln 22) | LD6 (pin 22) |
| 6 | | | (+ 600 | (+) IIId) coo | LD7 (pin 8) | LU7 (pin 23) | LD7 (pin 23) | LD7 (pln 23) |
| 9 | Т | FP12 Data | | | 0D/ (pin 16) | (pin 15) | UD7 (pin 15) | UD7 (pin 15 |
| = | 1 | | | | (/) IIId (000 | UD6 (pin 14) | UD6 (pin 14) | UD6 (pln 14) |
| 12 | 1 | | | | (0) (b) (c) (c) (d) (d) | UDS (pln 13) | UD5 (pln 13) | UD5 (pin 13) |
| 13 | 176 FP | | | | UD9 (pin 19) | UD4 (pin 12) | UD4 (pin 12) | UD4 (pln 12) |
| 14 | Т | | | | 100 (212 04) | 003 (pin 11) | (11 md) EDD | UD3 (pin 11 |
| 15 | Т | | | | 104 (ele ea) | ODZ (pin 10) | ODZ (pin 10) | 0D2 (pin 10) |
| 16 | 1 | 14 Data | | | (D) (D) | (6 mg) IOO | 001 (pln 9) | (b uid) 100 |
| 18 | 1 | FPVDCI K Shift Clock | CI 9 (nln 14) | Ct 9 (pln 11) | OLO (PIN 23) | ODO (pin 8) | (Buld) (Dia | (bin 8) |
| 20 | 1 | Т | (11114) | OLE 1011 117 | OF (DIII 60) | OLZ (pin 6) | CLZ (pin 6) | CLZ (pin 6) |
| 22 | 1 | | FLM (pin 6) | FLM (pin 6) | FI M (nin 30) | FI M (nin 1) | Ci M (nin 4) | CI M Jain 4) |
| 23 | 158 FP1 | | M (pin 7) | M (pin 7) | M (nin 29) | M (nin 2) | M (nin 0) | LLM (DIN 1) |
| 24 | | Spare | , , , , , , , , , , , , , , , , , , , | , | (ST) | (A) (Pill 6.) | M (pin c) | M (pin 2) |
| 25 | Т | | | | | | | |
| 26 | _ | | | | | | | |
| 27 | | | | | | | | |
| 28 | | | VEE (LCD(B) pln 3.4) | | | | | |
| 59 | 132 FP19 | 19 Data | | | | | | |
| 30 | · VBB | | | | Vee (plns 2, 3 & 4) | | VFF (nins 27 28 & 29) | Voe (nine 27 & 28) |
| 31 | | VBKLT Backlight (+12) | Backlight | Backlight | Backlight | Backlight | Backlight | Backlight |
| 32 | | SWVDD Switched Logic | VDD (LCD(B) Pin 1) | VDD (LCD(B) Pin 1) | Vdd (pin 7) | Vdd (pin 24, 27, 28) | VDD (Pin 24) | Vdd (nin 24) |
| 33 | | | | | | | | (12 mg) and |
| 35 | | | CL.1 (p9) | CL1 (p9) | CL1 (pin 27) | CL1 (pln 4) | CL1 (pin 4) | CL1 (nin 4) |
| 37 | 123 FP | FPVEE VEE Enable | DISP.OFF (Pin 5) | DISP.OFF (Pin 5) | DISP (pin 28) | DISP OFF (pin 3) | DISP OFF (Pin 3) | OISP OFF (nh 3) |
| 38 | 7 | VCC VCC Enable | | | | | 6 | 110 |
| 39 | 157 FP0 | \neg | | | | | | |
| 40 | ა | CONTPOS Switched + Contrast | | | | VCON (P 29) (2.8 VDC MAX) | | VO (Pin 29) |
| 4 | - 1 | \neg | VO (LCD(B) pin 5) | VEE (LCD(B) pin 3,4) | | /; | | (67 1) (64 |
| 42 | 139 FP25 | 25 Data | | | | | | |
| 43 | 145 FP30 | 30 Data | | | | | | |
| 44 | 138 FP24 | | | | | | | |
| 17,19,21,34,36 | - Gro | Ground | VSS (8,10) | (B2), 8,10 | Vss (pins 5, 6, 24, 26) | Vss (nins 5, 7, 25, 26) | Vec foine 5 7 95 981 | Vec /nine 5 7 05 9 001 |
| (16 Pin) 1 & 16 | | pund | LCD(B) pin 2 | | | 72-12-11-12-14-22-1 | מפולמים היי ובחופה | Ves (pills 0, 7, 60 |
| 2 | 133 FP | | | | | | | |
| 3 | t | | | | | | | |
| 4 | 136 FP2 | | | | | | | |
| 2 | 137 FP23 | 23 Data 137 | | | | | | |
| 9 | 140 FP2 | | | | | | | |
| 7 | 141 FP2 | | | | | | | |
| 6 | | 28 Data 143 | | | | | | |
| 10 | | | | | | | | |
| 11 | 147 FP32 | | | | | | | |
| 12 | 148 FP3 | | | | | | | |
| 13 | Т | | | | | | | |
| 14 | 150 FP35 | 15 Data 150 | | | | | | |
| 8 | T | 9 | | | | | | |
| Required Ve | Jace (Sec | Required Voltage (See Demo Board App Notes) | "-24 VDC" | "24 VDC" | Ody oc. | 047.00 | | |
| A normalian | oliage loc | ee Dellio Doald App Notes) | 24 VDC | -24 VDC | +30 VDC | +2.8 VDC | .+38 VDC. | +38 VDC |
| | | | | 9 | • | | | |

| | Ċ | o |
|---|---|---|
| | Č | 5 |
| | ì | |
| ۰ | 5 | = |
| | U | 2 |

| DB-44 Maxon # MDH-BA-44P Pin #'s | | | | CL-GD/555 P(| Panel Intertace | ice Conne | | <u> </u> | rage | rage to or 17 |
|----------------------------------|-----------|---|---------------------|--|-------------------------|-------------------------|---------------------|-----------------------|----------------------|-----------------------|
| MDH-BA-44P | | 2 | CI -GD755v | | Sanyo | Sanyo | Sanyo | Sanyo | Sanyo | Sanyo |
| Pin #'s | _ | 5 | 400 | LM-CA 53-22 NAZ | LM-CA 53-22 NSK | LM-CA 53-22 NSZ | LM-CA 53-22 NTK | LM-CC 53-22 NEK | LM-CC 53-22 NTK | LM-CC 53-22 NTS |
| | Pin #'a | Pin Name | Description | 040 X 480 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 |
| - | 159 | FP2 | Data | 01.000 OUT | C888-16 | C8DD-16 | C8DD-16 | C8DD-16 | C8DD-16 | C8DD-16 |
| 2 | 160 | | Data | (Solicing) | LD0 (pin 15) | LDU (pin 16) | LD0 (pin 15) | LD0 (pin 15) | LD0 (pln 16) | LD0 (pln 16) |
| ဇ | 161 | | Data | 1102 (CN1-pip 10) | 1 00 (pln 14) | 100 (pin 10) | LO1 (pin 14) | LD1 (pin 14) | LD1 (pin 17) | LD1 (pin 17) |
| 4 | 162 | FP5 | Data | UD3 (CN1-pin 11) | 1 D3 (nin 12) | 1 D3 (oin 10) | LD2 (pin 13) | LD2 (pin 13) | LD2 (pin 18) | LD2 (pln 18) |
| 2 | 166 | | Data | UD4 (CN1-pin 12) | 1 D4 (nin 11) | LOS (pin 19) | LD3 (pin 12) | LD3 (pin 12) | LD3 (pin 19) | LD3 (pln 19) |
| 9 | 167 | | Data | UD5 (CN1-pln 13) | 1 D5 (nin 10) | 1 D5 (pin 24) | LO4 (pin 11) | LD4 (pin 11) | LD4 (pin 20) | LD4 (pin 20) |
| 7 | 168 | FP10 | Data | UD6 (CN1-pin 14) | LD6 (nin 9) | De (olo 22) | 1 De (olo 0) | LUS (pin 10) | LD5 (pin 21) | LD5 (pin 21) |
| 8 | 169 | | Data | UD7 (CN1-pin 15) | LD7 (nin 8) | 1 D7 (nin 23) | LD2 (pln 9) | (b) (b) (b) | CDG (pin ZZ) | LD6 (pin 22) |
| 6 | 172 | | Data | LD7 (CN2-pin 23) | UD7 (oln 16) | 1107 (nin 15) | 107 (pin 46) | LD/ (pin 8) | LD7 (pin 23) | LD7 (pin 23) |
| 9 | 170 | FP12 | Data | LD6 (CN2-pin 22) | UDB (oin 17) | UDB (nin 14) | 1/D6 (pln 17) | (1) (b) (b) (1) | (c) (d) /OO | UD/ (pin 15) |
| = | 164 | | Data | 1.05 (CN2-nin 91) | 1105 (pln 18) | 105 (pln 14) | (7) 1111 000 | ODe (pin 17) | UD6 (pin 14) | UD6 (pin 14) |
| 12 | 163 | | Data | I D4 (CN2-nin 20) | 104 (cla 10) | (6) 110, (6) | (BL MID) COO | OD5 (pm 18) | UD5 (pin 13) | UD5 (pln 13) |
| 13 | 176 | | Data | 1 De (Che più to) | (8) HOO | UD4 (pin 12) | 0D4 (pin 19) | UD4 (pin 19) | UD4 (pin 12) | UD4 (pin 12) |
| 14 | 175 | FD16 | Oate | (e) IIId-ZNO COT | UC3 (pin 20) | 003 (pln 11) | 003 (pin 20) | UD3 (pin 20) | UD3 (pin 11) | UD3 (pln 11) |
| 4 | 17. | | Data | LDZ (CNZ-pin 18) | UD2 (pln 21) | UD2 (pln 10) | UD2 (pin 21) | UD2 (pin 21) | UD2 (pln 10) | UD2 (pin 10) |
| 9 | * 1 | 1 | Data | LD1 (CN2-pln 17) | UD1 (pln 22) | UD1 (pin 9) | UD1 (pin 22) | UD1 (pln 22) | (olio) IQN | (1D1 (nin 9) |
| ٩ | 2 | 4 | Data | LD0 (CN2-pin 16) | UD0 (pin 23) | UD0 (pin 8) | UD0 (pln 23) | UD0 (pin 23) | (IDO (nin 8) | IID (olo 8) |
| 18 | 155 | ╗ | Shift Clock | CL2 (CN1-pln 6) | CL2 (pin 25) | CL2 (pin 6) | CL2 (pin 25) | Cl 2 (nin 25) | Cl 2 (pin 6) | Cl 2 (pin 6) |
| 50 | 131 | | Data | - | | | 7 | 702 | C Indian | OFE (01110) |
| 22 | 156 | LFS | Frame Clock | FLM (CN1-pln 1) | FLM (oln 30) | FLM (pin 1) | El M (nin 30) | El M (nin 90) | 72 M (2) 41 | |
| 23 | 128 | | Data | M (CN1-pin 2) | M (pin 29) | M (pin 2) | M (nin 20) | M /nin 20) | 1 (Dirt 1) | FLM (pin 1) |
| 24 | | | Spare | | İ | /dl | (A) (M) (A) | M (pill 29) | M (pin 2) | M (pin 2) |
| 52 | 114 | VSYNC | CRT VSYNC | | | | | | | |
| 56 | 1 | | Display Enable | | | | | | | |
| 27 | 1 | HSYNC | CHTHSYNC | | | | | | | |
| 28 | 1 | | Switched NEG | | | | | | | |
| 29 | 132 | | Data | | | | | | | |
| 90 | ŀ | | Switched POS | Vee (CN2-pipe 27 & 28) | Voo (nine 2.8.4) | Voc (nine 07 0 00) | 1/4.4 (-1 0.0.4) | 7 | - | |
| 31 | ٠ | VBKLT | 3acklight (+12) | Backlight | Racklinht | Dooblight | Vee (pins 3 & 4) | 3, 4) | 8, 29) | Vee (pins 27, 28, 29) |
| 32 | | | Switched Logic | Vdd (CN2-pin 24) | Vede (pla 7) | Ved (plp 04) | Dackiignt | Hacklight | Backlight | Backlight |
| 33 | 146 | | Data | (12 md = 10) 20: | () mid and | 4 and (bill 24) | (/ uid) ppA | Vdd (bin 7) | Vdd (pin 24) | Vdd (pin 24) |
| 35 | 153 | ¥ | Line clock | CL1 (CN1-pin 4) | Ct 1 (nin 97) | () + (n) 4) | 14/ 1/2 | 100 | | |
| 37 | | FPVEE | VEE Enable | DISP (CN1-pln 3) | DISP OFF (nin 28) | DISP OFF (plp 3) | Dieb Off (+ - 00) | OF 1 (pin 27) | CL1 (pln 4) | CL1 (pin 4) |
| 38 | П | | /CC Enable | (2) | 107 IIII 100 | DIST_OFF (PILLS) | DISP_OFF (pin 28) | UISP_OFF (pin 28) | DISP_OFF (pin 3) | DISP_OFF (pin 3) |
| 39 | 157 | | Data | | | | | | | |
| 40 | • | | Switched + Contrast | VO (CN2-pin 29) | VO (pin 2) | VO (nin 90) | (6 ala) OV | | | |
| 41 | | NEG | Switched - Contrast | | 7 | to this co. | VO (pill 2) | | | |
| 42 | 139 | FP25 D | Data | | | | | | | |
| 43 | | | Data | | | | | | | |
| 44 | 138 | | Data | | | | | | | |
| 17,19,21,34,36 | • | Ground | | Vss (CN1- plns 5.7) | Vss (pins 5, 6, 24, 26) | Vas (ping 5 7 25 26) | Vec fo R B 24 281 | 100 10 6 9 9 01 001 | 100 00 10 10 100 | |
| (16 Pin) 1 & 16 | | g | | Vss (CN2- pins 25 & 26) | - | (24 (24) 20) | 102 (2 0) (2 4, 50) | vos (p. 0, 0, 44, 40) | (07 'C7 ', 'C d) SSA | vss (p 5, 7, 25, 26) |
| 2 | 7 | | Data 133 | | | | | | | |
| 6 | | FP21 | Data 135 | | | | | | | |
| 4 | T | | Data 136 | | | | | | | |
| 2 | - 1 | | Data 137 | | | | | | | |
| 9 | - 1 | | Data 140 | | | | | | | |
| ~ (| | FP27 D | Data 141 | | | | | | | |
| 5 ¢ | -T | | Data 143 | | | | | | | |
| 2 | ı | FP29 | Data 144 | | | | | | | |
| = ç | - 1 | Ţ | Data 147 | - | | | | | | |
| 2 0 | Т | | Data 148 | | | | | | | |
| 2 * | 450 | 1134 | Data 149 | | | | | | | |
| <u>*</u> | \neg | 7 | ata 150 | | | | | | | |
| Required V | oltage () | Required Voltage (See Demo Board App Notes) | rd Ann Notes | :30VDC: | Ody, oc. | 000 | | | | |
| | | Notes ? | (South date) | CN | ON OCH | +30 VDC | +30 VDC | +30 VDC | +30 VDC | +30 VDC |
| Cirrie | lool | Cirrie Logic ADVANCE | | 110000000000000000000000000000000000000 | 2 | 2 | ON. | 2 | 00 | ON. |
| ; | 1.631 | | | caution: when making connections, reference the CL-GD7555X pin <i>numbers</i> (and not pin <i>names)</i> . | ns, reterence tne CL- | GD7555X pin <i>numi</i> | bers (and not pin n | names). | | Page 10 |

| 9 |
|---|
| 9 |
| 6 |
| Ø |

| Control Cont | 96///9 | | | CL-GD7555 | Panel Interface Connection Table | ace Conne | ction Table | Paç | Page 11 of 17 |
|---|----------------|-----------------|---------------------|---------------------------------|----------------------------------|----------------------|--------------------------|---------------|---|
| 150 | DB-44 | ָרָ בּי | DZEEV | Sanyo | Sanyo | Sanyo | Sanyo | Seiko | Seiko |
| Part | MDH-RA-44P | 7 | 400.0 | LM-CD 53-22 NEK | LM-CD 53-22 NTK | LM-CK 53-22 NAK | LM-FK 53-22 NTK | G 642 G | GZ 10000 A000 |
| 149 1872 Ostana D.1. (perior 1) D.1. (| Τ | | Description | C8DD-16 | 640 X 480 | 040 X 480 | 800 × 600 | 640 × 480 | 640 x 480 |
| 16) First Domain Displicition Displicitio | Т | լա | Data | DI 0/oin 44) | 1 20 (a) 18) | C0030-10 | C8DD-16 | MZDD-8 | C8SS-16 |
| 160 Prof. Data | | 1 | Data | DL1 (pin 13) | (D1 (pln 17) | 1 O1 (oln 14) | LOV (pin 16) | LU0 (pin 15) | (2 lub) (DD) |
| 160 Fire Date Date D. J. | | | Data | DL2 (pin 17) | LD2 (oin 18) | L D2 (nin 13) | 1 D9 (clip 18) | 1 Do (nin 17) | (Aud) LOO |
| 167 Press Duma Dus D | | | Data | DL3 (pin 19) | LD3 (pin 19) | LD3 (pin 12) | LD3 (pli) 19) | LD2 (pin 17) | 002 (pin 11) |
| 160 Prop. Date | | | Data | DL4 (pin 1) | LD4 (pin 20) | LD4 (pin 11) | L D4 (nln 20) | LIDO (pin 11) | 104 (pin 15) |
| 150 Prince Date Disk | | T | Data | DL5 (pin 3) | LD5 (pin 21) | LD5 (pin 10) | LD5 (pin 21) | (101 (pin 12) | 105 (pin 12) |
| 150 PF11 Diama DIA (pin 2) UOT (pin 3) UOT (pin 4) UOT (pin 4) UOT (pin 1) UOT (pi | | \exists | Data | DL6 (pin 5) | LD6 (pin 22) | (6 ujd) 9CT | LD6 (pin 22) | UD2 (pln 13) | UD6 (nin 19) |
| 17.5 PF15 Diama Diag (pine 13) UOS (pine 14) UOS (pine 15) UOS (| + | | Data | DL7 (pin 7) | LD7 (pln 23) | LD7 (pin 8) | LD7 (pin 23) | UD3 (pln 14) | UD7 (pin 21) |
| 140 FF12 Diama Diug (pin 29) Ui Dig (pin 14) Ui Dig (pin 14) Ui Dig (pin 14) Ui Dig (pin 15) Ui Dig (p | | Т | Data | DU7 (pln 31) | UD7 (pin 15) | UD7 (pin 16) | UD7 (pin 15) | | LD0 (pin 8) |
| 151 152 | | Т | Data | DU6 (pin 29) | UD6 (pin 14) | UD6 (pin 17) | UD6 (pin 14) | | LD1 (pln 10) |
| 158 FFF7 Diama Distal Dista Distal Distal Distal Distal Distal Distal Distal | + | Т | Data | DU5 (pin 25) | UD5 (pin 13) | UD5 (pin 18) | UD5 (pin 13) | | LD2 (oin 12) |
| 1.55 FPTO Colors Data DIA gine 12) UDS gine 13) UDS gine 13) UDS gine 14) UDS gine 14) UDS gine 14) UDS gine 14) UDS gine 15) UDS | | \neg | Data | DU4 (pin 23) | UD4 (pln 12) | UD4 (pin 19) | UD4 (pln 12) | | LD3 (pln 14) |
| 117 FFTS Oans OLIS (gine 1) OUS (gine 2) OUS (gine 1) OUS (gine 2) | | Т | Data | DU3 (pin 22) | UD3 (pin 11) | UD3 (pin 20) | UD3 (pln 11) | | LD4 (pin 16) |
| 141 FF16 Dusta Dutt Dusta Dutt Dusta Dutt Dusta Dutt Dusta Dutt Dusta Dutt Dusta Dust Dusta Dusta Dusta Dust Dusta | | | Data | DU2 (pin 24) | UD2 (pin 10) | UD2 (pin 21) | UD2 (pin 10) | | 1 D5 (nin 18) |
| 1435 FP164 Danie DDU (pin 29) DDU (pin 20) DDU (pin 20 | | | Data | DU1 (pin 26) | UD1 (pin 9) | UD1 (pln 22) | UD1 (oln 9) | | 1 De Join 201 |
| 145 FPF Control Colt (pin 5) Colt (pin 5) Colt (pin 6) Colt (pin 7) Colt (pin 6) Colt (pin 7) | | Data | DU0 (pin 28) | UD0 (pin 8) | UD0 (pln 23) | UDo (pin 8) | | LD0 (plin 20) |
| 151 FP1 Death Clock YO (pin 4) FLM (pin 2) FLM (pin 3) FLM | | | Shift Clock | XCK (pin 10) | CL2 (pin 6) | CL2 (pin 25) | CL2 (pin 6) | XSCI (Pin 9) | (SCIII VSCII (Bine) |
| 156 LFS Frame Clock VD (pln 4) 168 FP1 Data 114 VSYNC CRT VSYNC 152 FPDE Display Enable 112 HSYNC CRT HSYNC 112 HSYND Switched Hog 112 HSYND Switched Hog 148 FP3 Data 123 HYC Backlight (+12) Backlight 123 HVC LIP Ghin B) Vdd (pln 18) 123 FPVEE VCE Enable DisP (pin 18) 123 FPVEE VCE Enable DisP (pin 18) 125 FPVEE VCE Enable DisP (pin 18) 126 FPVEE VCE Enable DisP (pin 18) 127 FPVEE Data Switched + Contrast | | | Data | | | | /24 | (6 m // 3000) | אססירסי אססירר (ב ווופי |
| 158 FP1 Data Spare Spare 112 | | \neg | Frame Clock | YD (pln 4) | FLM (pin 1) | FLM (pin 30) | FLM (oin 1) | Old (Pin 8) | Voc old/ MIG |
| 114 | | | Data | | M (pln 2) | M (pin 29) | M (pln 2) | FR (Pin 5) | ED (nin 30) |
| 114 VSYNC CRT VSYNC 115 FPDE Display Enable 116 FPDE Display Enable 117 VESYNC 118 FRYNC 119 VESYNC 119 VES Switched NEG 119 FP19 Data 110 FP19 Data 110 FP20 Data 110 FP20 Data 110 FP20 Data 110 FP20 Data 1110 FP20 Data 1110 FP20 Data 1110 FP20 Data 1111 FP21 Data 1111 FP21 Data 1111 FP21 Data 1111 FP21 Data 1111 FP22 Data 1111 FP22 Data 1111 FP20 Data 1112 FP20 Data 1113 FP20 Data 1114 FP20 Data 1115 FP20 Data 1116 FP20 Data 1117 FP20 Data 1117 FP20 Data 1118 FP20 Data 1119 FP20 Data 1110 FP20 Data 1110 FP20 Data 1111 FP20 Data 1111 FP20 Data 1111 FP20 Data 1112 FP20 Data 1114 FP20 Data 1115 FP20 Data 1116 FP20 Data 1117 FP30 Data 1117 FP30 Data 1118 FP30 Data 1119 FP30 Data 1110 FP20 Data 1110 FP20 Data 1111 FP20 Data 1111 FP20 Data 1112 FP30 Data 1112 FP30 Data 1113 FP30 Data 1114 FP30 Data 1115 FP30 Data 1115 FP30 Data 1116 FP30 Data 1117 FP30 Data 1118 FP30 Data 1119 FP30 Data 1119 FP30 Data 1110 FP30 Data 1111 FP30 | 24 | | Spare | | | | 7_ 3 | 6 | no ilidi u i |
| 152 FPDE Display Enable 152 FPDE Display Enable 112 HSYNC CRT HSYNC CRT HSYNC CRT HSYNC CRT HSYNC 132 FP19 Data | | VSYNC | CRT VSYNC | | | | | | |
| 112 HSYNC CMT HSYNC Switched NeG | 1 | FPDE | Display Enable | | | | | | |
| - VEE Switched NEG - VBE Switched NEG - VBB Switched POS - VBRLT Backlight (+12) - SWVDD Switched Logic Vdd (plns 14 & 16 146 FP31 Data - SWVDD Switched Logic Vdd (plns 14 & 16 123 FPVE VEE VEE Enable DISP (pin 18) - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - CONTROS Switched + Contrast Vcon (pin 12) 2 VC - Ground Data 135 - Ground Data 136 - Ground Data 136 - Ground Data 137 - Har FP22 Data 140 - Har FP22 Data 140 - Har FP22 Data 143 - Har FP23 Data 145 - Har FP23 Data 145 - Har FP24 Data 145 - Unused Data 145 - Unused Notes - Unused Notes 7 - Unused Notes 100 Notes 10 | | HSVNC | CRT HSYNC | | | | | | |
| 1. VBACT Data Vee (pins 3 & 4) Nee (pins 3 & 4) CNR-1 1. VBACT Backlight (±12) Backlight (±12) Backlight (±12) CNR-1 Void (pin 34) CNT-1 1. VBACT Backlight (±12) Data Backlight (±12) Void (pin 24, 27, 29) Void (pin 24) VOID (pin 14) | | VEE | Switched NEG | | | | | | |
| 1. SHVED Sex-Michael Logic Baccklight Baccklight Baccklight CN2-1 1. SHVED Sewitched Logic Vdd (pins 14 å fb) Vdd (pins 24, 27, 28) Vdd (7) Vdd (pin 24) VDD (Pin 1) 1.46 FP31 Dascklight Dascklight Vdd (pins 14 å fb) Vdd (pins 24, 27, 28) Vdd (pin 24) VDD (Pin 1) 1.28 FPVCD VCD Enable DISP (pin 18) DISP (pin 18) DISP (pin 18) DISP (pin 18) LP (pin 4) LP (pin 4) 1.25 FPVCD VCD Enable DISP (pin 18) DISP (pin 18) DISP (pin 18) VGD (pin 2) VGE (pin 24) VGE (pin 4) LP (pin 4) 1.25 FPVCD VCD FRANCE DISP (pin 18) DISP (pin 18) VGD (pin 28) VGE (pin 24) VGE (pin 4) LP (pin 4) <td< td=""><td></td><td>9144</td><td>Data</td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | 9144 | Data | | | | | | |
| • Vancil Backlight Backlight Backlight COR2-1 146 FP31 Data Backlight Vod (pin 54 ± 10) Vod (pin 54 ± 17, 29) Vod (pin 24) VDD (Pin 1) 146 FP31 Data Backlight LD (Pin 4) VDD (Pin 1) VDD (Pin 1) VDD (Pin 1) 148 FP31 Data Backlight LD (Pin 4) DISP (Pin 16) DISP (Pin 16) DISP (Pin 17) VDD (Pin 17) 142 FPVEC VNEE Enable DISP (Pin 16) DISP (Pin 16) DISP (Pin 16) DISP (Pin 17) LD (Pin 17) 157 FPVC ONTROS Swilched + Confrast Vcon (pin 12) z VDC Vcon (pin 29) z VDC VC (pin 2) VEE (Pin 27) UCD (Pin 3) 145 FP22 Data Data CONTROS Swilched + Confrast Vcon (pin 29) z VDC VC (pin 2) VCE (Pin 3) VCD (Pin 3) 148 FP24 Data Data CONTROS Swilched + Confrast Vcon (pin 29) z VDC Vco (pin 2) Vco (pin 2) </td <td></td> <td>ABA</td> <td>Switched POS</td> <td></td> <td></td> <td>Vee (pins 3 & 4)</td> <td></td> <td></td> <td>VLCD (Pins 1 & 2)</td> | | ABA | Switched POS | | | Vee (pins 3 & 4) | | | VLCD (Pins 1 & 2) |
| 146 FP311 Vad (pin 24) Vad (pin 24) Vad (pin 24) Vad (pin 1) 148 FP311 Data CLI (pin 4) CLI (pin 27) CLI (pin 4) LP (pin 6) 153 FPVC VCC Enable DISP_CPF (pin 3) CLI (pin 4) LP (pin 6) LP (pin 6) CLI (pin 4) LP (pin 6) LP (pin 6) CLI (pin 4) LP (pin 6) LP (pin 6) LP (pin 6) LP (pin 6) CLI (pin 27) CLI (pin 4) LP (pin 6) CLI (pin 4) LP (pin 6) LP (pin 6) LP (pin 6) LP (pin 6) CLI (pin 27) LP (pin 6) LP (pin 6) CLI (pin 27) LP (pin 6) LP (pin 6) </td <td>+</td> <td>VBKLI</td> <td>Backlight (+12)</td> <td></td> <td>Backlight</td> <td>Backlight</td> <td>Backlight</td> <td>CN2-1</td> <td>Backlight Circuit</td> | + | VBKLI | Backlight (+12) | | Backlight | Backlight | Backlight | CN2-1 | Backlight Circuit |
| 153 LLCLK Line clock LP (pin 6) CL1 (pin 4) CL1 (pin 27) CL1 (pin 4) LP (pin 4) 123 FPVCC VCE feaable D1SP-OFF (pin 3) D1SP-OFF (pin 3) LP (pin 4) LP (pin 4) 125 FPVCC VCE feaable D1SP-OFF (pin 3) D1SP-OFF (pin 3) LP (pin 4) LP (pin 4) 157 FPVC VCE feaable D1SP-OFF (pin 3) VCO (pin 20) VCO (pin 20) VEE (pin 5 7, 28, 8.29) VLCD (pin 3) 1 39 FP2A Data All | - | EP31 | Switched Logic | | Vdd (pins 24, 27, 28) | Vdd (7) | Vdd (pln 24) | VDD (Pin 1) | VDD (pins 33,34) |
| 123 FPVEE VVEE Enable DISP (pin 4) DISP (pin 5) DISP (pin 6) DISP (| t | I CIK | I ine clock | 1 D (nin 6) | 0 1 /2 - 4) | 12,10 | | | |
| 128 FPUCC Vico Enable Property Vico Enable Property Vico Enable Property Vico Enable Property Vico Enable | | FPVFF | VEE Enable | Dieb (ele 10) | CLI (pin 4) | CL1 (pin 27) | CL1 (pin 4) | LP (Pin 4) | LP (Pin 32) |
| 157 FPO Data | - | FPVCC | VCC Enable | (6) 110) | Dist_Ort (pin s) | UISP (ZB) | UISP_OFF (pin 3) | | |
| 1. CONTPOS Switched + Contrast Voon (pin 12) 2 VDC Voon (pin 29) 2 VDC VO (pin 2) VEE (Pins 27, 28, & 29) VLCD (Pin 3) 1.39 FP23 Data CONTNEG Switched - Contrast Voon (pin 29) 2 VDC Voon (pin 29) 2 VDC VLCD (Pin 3) 1.45 FP30 Data Data Contract Cont | | FP0 | Data | | | | | | |
| 1.9 CONTINEG Switched - Contrast VLCD (Pin 3) 14.5 FP24 Data VS (Discound) VS (Discound) VS (Discound) VS (Discound) PBL BOARD, 2 1.3 FP24 Data GND (D 21, 27, 30) VS (Discound) VS (Discound) PBL BOARD, 2 1.3 FP24 Data 135 GND (D 21, 27, 30) VS (Discound) PBL BOARD, 2 1.35 FP24 Data 136 VS (Discound) PBL BOARD, 2 PBL BOARD, 2 1.35 FP24 Data 136 VS (Discound) PBL BOARD, 2 PBL BOARD, 2 1.35 FP24 Data 136 VS (Discound) PBL BOARD, 2 PBL BOARD, 2 1.37 FP26 Data 140 PBL BOARD, 2 PBL BOARD, 2 PBL BOARD, 2 1.41 FP26 Data 147 PBL BOARD, 2 PBL BOARD, 2 PBL BOARD, 2 1.42 FP26 Data 149 PBL BOARD, 2 PBL BOARD, 2 PBL BOARD, 2 1.44 FP34 Data 149 PBL BOARD, 2 PBL BOARD, 2 PBL BOARD, 2 < | | CONTPOS | Switched + Contrast | | Voon (nin 29) 2 VDC | VO dain 9V | VEE (Bing 97 08 8 00) | | |
| 139 FP26 Date VCD (FIII 3) 146 FP30 Date CAUCH ACCOUNT ACCOU | | | Switched - Contrast | | 200 - 100 - 100 - 1 | (2 mm) (2) | VEL (1113 27, 20, 01.29) | 10 10 m | |
| 146 FP30 Date 138 FP24 Date GND (p 2, 8, 9, 15) Vss (p 5, 7, 25, 26) Vss (pins 5, 6,24,26) BL BOARD, 2 133 FP20 Date 133 GND (p 21, 27, 30) BL BOARD, 2 BL BOARD, 2 136 FP21 Date 135 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 137 FP22 Date 136 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 137 FP22 Date 136 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 140 FP26 Date 137 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 141 FP26 Date 149 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 144 FP26 Date 144 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 149 FP34 Date 149 BL BOARD, 2 BL BOARD, 2 BL BOARD, 2 149 FP34 Date 149 BL BOARD, 2 *24 VDC *38 VDC* 140 FP35 Date 149 BL BOARD, ASS VDC *38 VDC *30 VDC< | | FP25 | Data | | | | | AFOD (FILLS) | |
| 138 FP24 Data Ground GND (p 2, 8, 9, 15) Vss (p 6, 7, 25, 26) Vss (plns 5, 7, 25, 28) BL BOARD, 2 - Ground GND (p 21, 27, 30) Vss (p 5, 7, 25, 26) Vss (plns 5, 7, 25, 28) BL BOARD, 2 135 FP21 Data 135 Chart 136 Chart 1 | | FP30 | Data | | | | | | |
| - Ground GND (p 2, 8, 9, 15) Vss (p 5, 7, 25, 26) Vss (pins 5, 7, 25, 26) BL BOARD, 2 - Ground GND (p 21, 27, 30) Vss (p 5, 7, 25, 26) Vss (pins 5, 7, 25, 26) BL BOARD, 2 135 FP2 Data 135 PP2 Data 136 PP2 136 FP2 Data 136 PP2 Data 137 PP2 141 FP2 Data 140 PP2 Data 141 PP2 143 FP2 Data 141 PP2 Data 144 PP2 143 FP2 Data 147 PP2 PP2 PP2 148 FP2 Data 147 PP2 PP2 PP2 148 FP3 Data 147 PP2 PP2 PP2 149 FP3 Data 147 PP2 PP2 PP2 PP2 150 FP3 Data 147 PP2 PP2 <td< td=""><td></td><td>FP24</td><td>Data</td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | FP24 | Data | | | | | | |
| Ground Ground found GND (p 21, 27, 30) Ground Ground <td>L</td> <td>Ground</td> <td></td> <td>GND (p.2. 8. 9. 15)</td> <td>Vss (n.5. 7. 25. 26)</td> <td>Vss (nine 5 6 24 26)</td> <td>Vec (pine F 7 OF 98)</td> <td>o Gayoa la</td> <td>000000000000000000000000000000000000000</td> | L | Ground | | GND (p.2. 8. 9. 15) | Vss (n.5. 7. 25. 26) | Vss (nine 5 6 24 26) | Vec (pine F 7 OF 98) | o Gayoa la | 000000000000000000000000000000000000000 |
| 133 FP20 Date 133 FP20 Date 135 PP20 Date 136 PP20 PP20 Date 136 PP20 PP20 Date 136 PP20 PP20 Date 140 PP20 Date 141 PP20 Date 141 PP20 Date 144 PP20 Date 144 PP20 Date 144 PP20 Date 144 PP20 Date 148 PP20 Date 149 PP20 PP20 Date 149 PP20 PP20 Date 149 PP20 < | 1_ | | | GND (p 21, 27, 30) | (00 to 1) to d 00 t | (03:13:00 0:01 oc. | V85 (pins 9, 7, 29, 20) | DL DOARD, 2 | VSS (PINS 5,6,23,2 |
| 136 FP21 Data 136 Column Column <td></td> <td>FP20</td> <td>Data 133</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>6'87' / Z SIII L COA</td> | | FP20 | Data 133 | | | | | | 6'87' / Z SIII L COA |
| 136 FP22 Data 136 Color 136 Color 137 Color 137 Color 140 Color 141 Color 141< | | FP21 | Data 135 | | | | | | |
| 137 FP23 Data 137 PP23 Data 140 PP26 Data 140 PP27 Data 141 PP27 Data 141 PP27 Data 143 PP28 Data 143 PP28 Data 143 PP28 Data 145 PP32 Data 145 PP32 Data 145 PP32 Data 148 PP34 Data 149 PP34 | FP22 | Data 136 | | | | | | |
| 140 FP26 Data 140 FP26 Data 141 EP27 Data 141 EP27 Data 141 EP27 Data 141 EP28 Data 144 EP28 Data 144 EP28 Data 145 EP28 Data 148 EP38 Data 148 EP34 Data 149 EP34 Data 149 EP34 Data 150 EP38 | 1 | FP23 | Data 137 | | | | | | |
| 141 FP26 Data 141 FP26 Data 142 FP28 Data 142 FP29 Data 142 FP29 Data 142 FP29 Data 145 FP29 Data 145 FP32 Data 145 FP32 Data 148 FP34 Data 149 FP34 Data 149 FP36 FP36 Data 150 FP36 FP36 FP36 Data 150 FP36 FP36 FP36 FP36 FP36 FP36 FP36 FP36 Data 149 FP36 F | | FP26 | Data 140 | | | | | | |
| 143 FP28 Data 143 FP29 Data 144 FP29 Data 145 FP32 Data 145 FP32 Data 145 FP32 Data 149 FP34 Data 149 FP34 Data 149 FP34 Data 150 FP36 Data 150 PP36 Data 150 PP36 Data 150 PP36 Data 150 PP36 Data 150 Data | + | FP2/ | Data 141 | | | | | | |
| 147 FP32 Data 147 | | FP28 | Data 143 | | | | | | |
| 148 FP34 Date 149 Date 149 Date 149 Date 149 FP34 Date 149 Date 150 | + | FD30 | Date 147 | | | | | | |
| 149 FP34 Date 149 150 FP35 Date 150 - Unused +2.0 VDC - Unused - Location and 1M resistor on VCON Notes 7 Use 10M and 1M resistor on VCON - Location and 1M resistor on VCON | | FP33 | Data 148 | | | | | | |
| +2.0 VDC +2.0 VDC +3.0 VDC +3.0 VDC 1.24 VDC NO NO NO NO NO NO | | FP34 | Data 149 | | | | | | |
| +2.0 VDC +2.0 VDC +2.0 VDC +38 VDC* +38 VDC* -24 VDC* NO NO NO NO | | FP35 | Data 150 | | | | | | |
| +2.0 VDC +2.0 VDC +2.0 VDC +3.0 VDC 1.59 10M and 1M resistor on VCON 1.59 10M and 1M resistor on VCON NO NO NO NO NO | | Onused | | | | | | | |
| Use 10M and 1M resistor on VCON Use 10M and 1M resistor on VCON NO NO NO | Required Volta | ge (See Demo Bo | ard App Notes) | +2.0 VDC | +2.0 VDC | *+38 VDC* | "+30 VDC" | -24 VDC | "+40 VDC" |
| | | Notes 7 | | Use 10M and 1M resistor on VCON | Use 10M and 1M resistor on VCON | ON | ON | ON | 2 |

Cirrus Logic ADVANCE

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names).

| ဖ |
|---|
| 9 |
| E |
| 9 |

| Simple S | 96/1/9 | 55 | Panel Interface Connection Table | Connection | า Table | | Page 12 of 17 |
|--|---|--------------------------------|----------------------------------|------------|--|----------------------|---|
| 150 | 1 | | Sharp | Sharp | Sharp | Sharp | Sharp |
| 140 FP 20 Data | 320 x 240 | 320 v 240 | LM 64048 Z | LM 64C031 | LM 64C08 P | LM 64C15 P / LM 64C35 P |
| 160 PT-25 Duran Pin #'s Pin Name | M2SS-4 | M2SS-4 | MODD 6 | 040 X 480 | 640 x 480 | 640 x 480 |
| 165 FP-20 Dana | FP2 | | | DL0 (p11) | D7 (nln 17) | C800-16 | C800-16 |
| 1872 FPF4 Dula | FP3 | | | DL1 (p12) | D6 (pln 16) | DL 1 (pin 18) | DLV (pll) 11) |
| 186 FP9 Dalah Dight | FP4 | | | DL2 (p13) | D5 (pin 15) | DL2 (pin 19) | DI 2 (nin 17) |
| 100 | FP5 | | | DL3 (p14) | D4 (pin 14) | DL3 (pln 20) | DL3 (pln 19) |
| 100 | 17.0 | D0 (pin 7) | D0 (pin 7) | DU0 (p7) | D3 (pin 13) | DL4 (pin 21) | DL4 (pln 1) |
| 100 Fe1 Data Da | 77.0 | D1 (pin 8) | D1 (pin 8) | DU1 (p8) | D2 (pin 12) | DL5 (pin 22) | DL5 (pin 3) |
| 172 FF1 2 2 2 2 2 2 2 2 2 | ED11 | U2 (pin 9) | D2 (pin 9) | DU2 (p9) | D1 (pin 11) | DL6 (pin 23) | DL6 (pln 5) |
| 170 FP1 Data 181 FP1 Data 182 FP3 Data 183 FP4 Data 184 FP3 Data 185 FP4 Data 185 F | ED13 | U3 (pin 10) | D3 (pin 10) | DU3 (p10) | D0 (pln 10) | DL7 (pin 24) | DL7 (pln 7) |
| 164 FPT Data 163 FPT Data 163 FPT Data 164 FPT Data 165 F | EP13 | | | | | DU7 (pin 15) | DU7 (pln 31) |
| 155 FP97 Date 156 FP17 Date 151 FP18 Date 151 FP18 Date 151 FP18 Date 152 FP19 Date 153 FP18 Date 154 FP19 Date 155 FP19 Date 155 FP10 Date | FP7 | | | | | DU6 (pln 14) | DU6 (pin 29) |
| 175 FP17 Diana 176 FP17 Diana 177 FP18 Diana 178 FP19 Diana 178 FP19 Diana 179 FP19 Diana 170 FP19 Diana | FP6 | | | | | DU5 (pin 13) | DU5 (pin 25) |
| 175 FP16 Dials 187 FP16 Dials 188 FP17 Dials 189 FP17 Dials 180 FP3 Fanne Clock S (pin 1) S (pin 1) S (pin 1) S (pin 1) 180 FP3 Fanne Clock S (pin 1) S (pin 1) S (pin 1) 180 FP3 Fanne Clock S (pin 1) S (pin 1) S (pin 1) S (pin 1) 181 VSFVC CAFT VSFVC 182 FP16 Suikched NGC 182 FP16 Suikched NGC 183 FP16 Suikched NGC 184 FP37 CAFT VSFVC 185 FP16 Suikched NGC | FP17 | | | | | DU4 (pln 12) | DU4 (pin 23) |
| 112 FP16 Data 113 FP17 Data 114 FP16 Data 115 FP17 Data 115 FP18 Data 115 FP18 Data 115 FP19 Data 115 FP2 Data 115 FP | FP16 | | | | | DU3 (pin 11) | DU3 (pin 22) |
| 123 FP14 Data 153 FP14 Data 154 FP10CLK Shift Clock 155 FP10CLK Shift Clock 156 FP10CLK Shift Clock 157 FP10CLK Shift Clock 158 FP10CLK Shift Clock 159 FP10CLK Shift Clock 150 FP10CLK 151 FP10CLK Shift Clock 152 FP10CLK Shift Clock 153 FP10CLK Shift Clock 154 FP10CLK Shift Clock 155 FP10CLK Shift Clock | FP15 | | | | | DU2 (pin 10) | DU2 (pin 24) |
| 156 FPYOCLK Sinf Occk CP2 (pin 3) CP2 (pin 3) XCJKL(pin 1) 158 FP 10 Data Data S (pin 1) S (pin 1) S (pin 1) YD (pin 1) 158 FP 11 Data Dock S (pin 1) S (pin 1) S (pin 1) YD (pin 1) 158 FP 12 Data Dock CRT 165VMC CRT 165VMC CRT 165VMC CRT 165VMC 112 MSYNCD Data Dock Data Dock CP1 (pin 2) CP1 (pin 2) CP1 (pin 2) 112 MSYNCD Data Dock CP1 (pin 2) | FP14 | | | | | DU1 (pin 9) | DU1 (pin 26) |
| 131 FP1 is a minimator CF2 (pin 3) CP2 (pin 4) CP2 (pin 4) CP3 (pin 5) CP3 (pin 6) CP3 (pin 7) C | FPVOCIK | 10 1000 | | | | DU0 (pin 8) | DU0 (pin 28) |
| 156 F-7 Frame Clock Sight 1) Sight 1) YD (pht 1) 158 F-7 Data Sight 1) Sight 1) YD (pht 1) 159 F-7 Data Sight 1) Sight 1) YD (pht 1) 150 F-7 Data Sight 1 Sight 1) YD (pht 2) 151 F-7 Clock Sight 1 Sigh | EP18 | OP2 (pin 3) | CP2 (pin 3) | CP2 (p3) | XCLKL(pin 3) | XCK(pln 3) | XCK(pin 10) |
| 150 FPT Data Sign 1 | ES | 17 17 0 | | | | | |
| 14 VSP / C SPACE 152 FPDE Display Enable | FP1 | C India | (L uid) o | S (p1) | YD (pin 1) | YD (pin 1) | YD (pin 4) |
| 114 VSTVIC CATT VSTVIC WALLY POSTVIC WALLY WAL | | | | | | | |
| 152 FPOE Dispuy Elicable FPOE Sixth Security FPOE | VSVAC | | | | | | |
| 112 HSTYCC CATH H | FPDF | | | | | | |
| 1.32 FPE Switched NEG 1.32 PP19 Date 1.32 PP19 Date 1.32 PP19 Date 1.4 PP19 Date 1.4 PP20 Date 1.4 PP20 CP1 (pin 2) CP1 (pin 2) 1.5 FPVEC VEE faible CP1 (pin 2) CP1 (pin 2) 1.5 FPVEC VEE faible CP1 (pin 2) CP1 (pin 2) LP (pin 2) 1.5 FPVEC VCE faible CP1 (pin 2) CP1 (pin 2) CP1 (pin 2) LP (pin 2) 1.5 FPVEC VCE faible CP1 (pin 2) CP1 (pin 2) CP1 (pin 2) LP (pin 2) 1.5 FPVEC VCE faible VCE (pin 2) CP1 (pin 2) LP (pin 2) LP (pin 2) 1.5 FPVEC VCE faible VCE (pin 2) VCE (pin 2) LP (p | HSYNC | | | | 5 | | |
| 132 FP19 Data - VBBT Switched POS Backlight - VBBT Switched Logic V DD (pin 4) V DD (pin 4) - SWVDD Switched Logic V DD (pin 4) V DD (pin 4) 146 FP31 Backlight V DD (pin 4) V DD (pin 4) 148 FP31 CPT (pin 2) CPT (pin 2) CPT (pin 2) 157 FPVC V CO Enable CPT (pin 2) CPT (pin 2) CPT (pin 2) 157 FPVC V CO Enable V EE (pin 6) V EE (pin 6) V EE (pin 6) 157 FPVC Data V EE (pin 6) V EE (pin 6) V EE (pin 6) 157 FPVC Data V EE (pin 6) V EE (pin 6) V EE (pin 6) 157 FPVC Data V EE (pin 6) V EE (pin 6) V EE (pin 6) 158 FP24 Data V EE (pin 6) V EE (pin 6) V EE (pin 6) 148 FP24 Data V EE (pin 6) V EE (pin 6) V EE (pin 6) 140 FP24 <t< td=""><td>VEE</td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | VEE | | | | | | |
| - VBB Switched POS Backlight Backlight Backlight - SWRJT Backlight (+12) VDD (pin 4) VDD (pin 4) VDD (pin 4) VDD (pin 5) 146 FP31 Data VDD (pin 4) VDD (pin 4) VDD (pin 4) VDD (pin 5) 153 LLCLK Line clock CPT (pin 2) CPT (pin 2) LP (pin 2) 153 FPVC VCC Enable VEE (pin 6) VEE (pin 6) VEE (pin 6) 153 FPVC VCC Enable VEE (pin 6) VEE (pin 6) VEE (pin 7) 153 FPVC VCC Enable VEE (pin 6) VEE (pin 6) VEE (pin 6) 154 FPO Data VCC Enable VEE (pin 6) VEE (pin 6) 145 FPO Data VEE (pin 6) VEE (pin 6) VEE (pin 7) 145 FPO Data Data VEE (pin 6) VEE (pin 7) VEE (pin 7) 143 FP24 Data Data VEE (pin 6) VEE (pin 6) VEE (pin 7) 144 FP24 Da | FP19 | | | | | | |
| v. Bucklight (+12) VDD (pin 4) VDD (pin 4) VDD (pin 4) VDD (pin 4) VDD (pin 6) 1. SWVDD Swinchad Logic V DD (pin 4) V DD (pin 4) V DD (pin 4) VDD (pin 6) 1.65 | VBB | | | | | | |
| - SWVDD Switched Logic V DD (pin 4) V DD (pin 4) Description 146 FP31 Data CP1 (pin 2) CP1 (pin 2) LP (pin 2) 153 LLCLK Line clock CP1 (pin 2) CP1 (pin 2) LP (pin 2) 123 FPVCC VCE Enable CP1 (pin 2) CP1 (pin 2) LP (pin 2) 155 FPVCC VCE Enable VEE (pin 6) VEE (pin 6) VEE (pin 6) 157 FPO Data VONTPOS Switched + Contrast VEE (pin 6) VEE (pin 6) 158 FPO Data VEE (pin 6) VEE (pin 6) VEE (pin 6) VEE (pin 6) 145 FPO Data VEE (pin 6) VEE (pin 6) VEE (pin 6) VEE (pin 6) 145 FPO Data VEE (pin 6) VEE (pin 6) VEE (pin 6) VEE (pin 6) 140 FPO Data 143 VEE (pin 6) VEE (pin 6) VEE (pin 6) VEE (pin 6) 141 FPO Data 144 PEO Data 144 PEO PEO <td>VBKLT</td> <td></td> <td>Backloht</td> <td>Docklicht</td> <td>C. C. C</td> <td></td> <td></td> | VBKLT | | Backloht | Docklicht | C. C | | |
| 146 FP31 Data 153 LLCLK Line clock CP1 (pin 2) CP1 (pin 2) CP1 (pin 2) LP (pin 2) 125 FPVCC VCC Enable CP1 (pin 2) CP1 (pin 2) LP (pin 2) 126 FPVCC VCC Enable CP1 (pin 2) CP1 (pin 2) LP (pin 2) 157 FPVCC VCC Enable VEE (pin 6) VEE (pin 6) VEE (pin 6) 157 FPVC VCC Enable VEE (pin 6) VEE (pin 6) VEE (pin 6) 157 FPVC Data VEE (pin 6) VEE (pin 6) VEE (pin 6) 139 FP2A Data VEE (pin 6) VEE (pin 6) VEE (pin 6) 130 FP2A Data VEE (pin 6) VEE (pin 6) VEE (pin 6) 130 FP2A Data VEE (pin 6) VEE (pin 6) VEE (pin 6) 130 FP2A Data VEE (pin 6) VEE (pin 6) VEE (pin 6) 131 FP2A Data VEE (pin 6) VEE (pin 6) VEE (pin 7) <t< td=""><td></td><td>V DD (pin 4)</td><td>V DD (nip 4)</td><td>VOD (ed)</td><td>Dacklight</td><td>Backiight</td><td>Backlight</td></t<> | | V DD (pin 4) | V DD (nip 4) | VOD (ed) | Dacklight | Backiight | Backlight |
| 153 LLCLK Line clock CP1 (pin 2) CP1 (pin 2) LP (pin 2) LP (pin 2) 123 FPVEE VEE Enable CP1 (pin 2) CP1 (pin 2) LP (pin | FP31 | 7 | (+ IIId) 22 • | (pd) (D4) | von (pine) | VDD (pin 5) | VDD (pin 14 &16) |
| 123 FPVEE VEE Enable COLVIDED C | LLCLK | CP1 (pin 2) | CP1 (nin 2) | (50) (50) | 0 | | |
| 126 FPVCC VCC Enable 157 FPO Data 157 FPO Data - CONTNEG Switched + Contrast VEE (pin 6) 139 FP26 Data 139 FP26 Data 139 FP24 Data 138 FP20 Data 135 137 FP21 Data 135 137 FP22 Data 135 140 FP26 Data 141 141 FP27 Data 144 142 FP28 Data 144 143 FP24 Data 146 144 FP29 Data 146 147 FP29 Data 146 148 FP24 Data 146 149 FP24 Data 146 149 FP24 Data 146 149 FP24 Data 146 149 FP24 Data 146 140 FP24 Data 146 150 FP34 Data 146 | FPVEE | | 72 | OF 1 (PZ) | (pill 2) | CP (pin 2) | LP (pin 6) |
| 157 FPO Date - CONTNEG Switched + Contrast VEE (pin 6) VEE (pin 6) - CONTNEG Switched + Contrast VEE (pin 6) VEE (pin 6) 139 FP26 Data VEE (pin 6) VEE (pin 6) 138 FP24 Data VSS (pin 5) VSS (pin 5) VSS (pin 7,918) 138 FP20 Data 135 VSS (pin 5) VSS (pin 7,918) VSS (pin 7,918) 138 FP21 Data 135 Data 136 PSS (pin 7,918) PSS (pin 7,918) 138 FP23 Data 137 Data 137 PSS (pin 7,918) PSS (pin 7,918) 140 FP26 Data 144 FP27 Data 144 PSS (pin 7,918) PSS (pin 7,918) 141 FP27 Data 144 PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) 142 FP28 Data 144 PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) 143 FP28 Data 145 PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) PSS (pin 7,918) 145 FP28 Data 145 PSS (pin 7,918) PSS (pin 7,918) | FPVCC | | | | | DISP (pin 4) | DISP (pin 18) |
| CONTPOS Swilched + Contrast VEE (pin 6) VEE (pin 8) 136 FP25 Data VSS (pin 6) VSS (pin 6) VEE (pin 8) 136 FP26 Data VSS (pin 6) VSS (pin 6) VSS (pin 7,9.18) 138 FP24 Data VSS (pin 5) VSS (pin 5) VSS (pin 7,9.18) 136 FP24 Data 135 VSS (pin 5) VSS (pin 5) VSS (pin 7,9.18) 136 FP24 Data 136 VSS (pin 5) VSS (pin 7,9.18) VSS (pin 7,9.18) 137 FP24 Data 136 VSS (pin 7,9.18) VSS (pin 7,9.18) VSS (pin 7,9.18) 136 FP24 Data 136 VSS (pin 7,9.18) VSS (pin 7,9.18) VSS (pin 7,9.18) 141 FP26 Data 140 Data 141 PSS (pin 7,9.18) VSS (pin 7,9.18) 143 FP28 Data 144 Data 144 PSS (pin 7,9.18) PSS (pin 7,9.18) 149 FP34 Data 149 PSS (pin 7,9.18) PSS (pin 7,9.18) PSS (pin 7,9.18) 149 FP34 Data 149 | FP0 | | | | | | |
| CONTINEG Switched - Contrast VEE (pin 6) VEE (pin 7) | | | | | VEE (ala 9) | VEE (pla 3) | 000000000000000000000000000000000000000 |
| 139 FP26 Data 145 FP30 Data 138 FP24 Data - Ground VSS (pin 5) VSS (pin 5) - Ground VSS (pin 5) VSS (pin 5) 133 FP20 Data 135 CSS (pin 5) 136 FP21 Data 135 CSS (pin 5) 137 FP22 Data 137 CSS (pin 7,9,18) 140 FP23 Data 141 CSS (pin 7,9,18) 141 FP23 Data 141 CSS (pin 7,9,18) 141 FP23 Data 140 CSS (pin 7,9,18) 141 FP23 Data 141 CSS (pin 7,9,18) 141 FP24 Data 143 CSS (pin 7,9,18) 141 FP25 Data 144 CSS (pin 7,9,18) 148 FP32 Data 148 CSS (pin 7,9,18) 149 FP34 Data 149 CSS (pin 7,9,18) 150 FP35 Data 149 CSS (pin 7,9,18) 160 FP35 Data 148 CSS (pin | CONTNEG | | VEE (pln 6) | VEE (ng) | vec (pin o) | vee (pin /) | VCOM (pin 12) 2 VDC |
| 145 FP30 Data 138 FP24 Data - Ground VSS (pin 5) VSS (pin 5) - Ground Data 133 VSS (pin 5) 133 FP20 Data 135 136 FP21 Data 136 137 FP22 Data 137 141 FP27 Data 141 142 FP27 Data 141 143 FP29 Data 147 144 FP29 Data 147 148 FP32 Data 148 149 FP34 Data 149 149 FP34 Data 149 149 FP34 Data 149 149 FP34 Data 149 140 FP35 Data 149 140 FP36 Data 149 | FP25 | | 72 | (60) 111 | | | |
| 138 FP24 Data VSS (pin 5) VSS (pin 5) VSS (pin 7,9,18) - Ground - Ground - Ground - VSS (pin 5) VSS (pin 5) VSS (pin 7,9,18) 133 FP20 Data 135 - Control 135 FP22 Data 136 - Control 136 - Control 137 - Control 147 - Control 147 - Control 148 - Control 148 - Control 149 | FP30 | | | | | | |
| - Ground VSS (pin 5) VSS (pin 7,9,18) 133 FP20 Data 133 VSS (pin 7,9,18) 136 FP21 Data 135 PS 136 FP22 Data 136 PS 137 FP23 Data 140 PS 140 FP26 Data 141 PS 141 FP27 Data 144 PS 143 FP29 Data 144 PS 148 FP33 Data 145 PS 149 FP34 Data 148 PS 149 FP36 Data 148 PS 150 FP36 Data 148 PS 160 FP36 Data 148 PS 160 FP36 Data 148 PS 160 FP36 Data 149 | FP24 | | | | | | |
| FP20 Date 133 Vesc phil (1916) 136 FP21 Date 136 136 FP22 Date 136 137 FP22 Date 137 140 FP26 Date 147 141 FP27 Date 141 143 FP28 Date 144 144 FP29 Date 144 148 FP32 Date 148 149 FP34 Date 149 150 FP36 Date 149 150 FP36 Date 149 150 FP36 Date 149 | - Ground | VSS (pln 5) | VSS (nin 5) | (30) 33/(| _ | 100 0000 | |
| | Ŀ | | 6 | (64) 654 | + | VSS (pin 6, 16 & 25) | VSS (pins 2, 8, 9, 15, 21, 27, 30) |
| | FP20 | | | | | | |
| | FP21 | | | | | | |
| | FP22 | | | | | | |
| | FP23 | | | | | | |
| | FP26 | | | | | | |
| | FP27 | | | | | | |
| | FP28 | | | | | | |
| | FP29 | | | | | | |
| | FP32 | | | | | | |
| | FP33 | | | | | | |
| | FP34 | | | | | | |
| 1.10.100.00 | FP35 | | | | | | |
| | - Unused | | | | | | |
| -18 VDC" -18 VDC" -18 VDC" | Required Voltage (See Demo Board App Notes) | "-18 VDC" | 18 VDC | -21 VDC | "+ 36 VDC" | ** 28 VDC* | 00706 |
| ON ON ON | Notes ? | ON. | ON | CN | 200 | ON ON | +2.0 VDC |
| | | Carreton: Milan making connect | | | 2 | Ou. | Use 10M and 1M resistor on VCON |
| | | | | | | | 31 of p |

| Table | |
|-------------|---|
| Connection | |
| Interface (| |
| Panel | ı |
| CL-GD7555 | |

| ٩ | | ۲ | - 2120 | Silaip | oriarp | onarp | Snarp | Sharp |
|-----------------|-----------|------------|-----------------------|-----------------------|--------------------------------|--|-----------------------------|------------------------------|
| | J | ב ב | してこのひょうひと | LM 64P80 | LM 80C03 P | LQ 10D 011 | LQ 10D 131 | LQ 10D 311 |
| T | | П | | 640 x 480 | 800 × 600 | 640 x 480 | 640 x 480 | 640 x 480 |
| • | <u>, </u> | Pin Name | Description | M2DD-8 | C8DD-16 | C512SS-9 | C4KSS-12 | C256KSS-18 |
| 1 | | 2 | Data | DL0 (p12) | DL0 (pln 11) | | B0 (pin 23) | B2 (CN3-p11) |
| 2 | Т | | Data | DL1 (p13) | DL1 (pin 13) | BBIT 0 (pin 11) | B1 (pln 25) | B3 (CN1-p13) |
| | Т | | Data | DL2 (p14) | DL2 (pln 17) | BBIT 1 (pin 12) | B2 (pin 29) | B4 (CN1-p14) |
| | _ | | Data | DL3 (p15) | DL3 (pin 19) | BBIT 2 (pin 13) | B3 (pin 31) | B5 (CN1-p15) |
| | ╗ | | Data | DU0 (p8) | DL4 (pin 1) | | G0 (pin 11) | G2 (CN3-p7) |
| | | | Data | DU1 (p9) | DL5 (pin 3) | GBIT 0 (pln 7) | G1 (pin 13) | G3 (CN1-p9) |
| _ | 168 FP10 | | Data | DU2 (p10) | DL6 (pin 5) | GBIT 1 (pln 8) | G2 (pln 17) | G4 (CN1-p10) |
| | - (| | Data | DU3 (p11) | DL7 (pin 7) | GBIT 2 (pin 9) | G3 (pin 19) | G5 (CN1-p 11) |
| | | | Data | | DU7 (pin 31) | | | R1 (CN3-p 2) |
| 10 | Т | | Data | | DU6 (pln 29) | | | R0 (CN3-p1) |
| | \neg | | Data | | DU5 (pin 25) | | | G1 (CN3-p6) |
| 12 | 1 | | Data | | DU4 (pin 23) | | | G0 (CN3-p 5) |
| | -7 | | Data | | DU3 (pin 22) | RBIT 2 (pln 5) | R3 (pin 7) | R5 (CN1-P7) |
| | | | Data | | DU2 (pin 24) | RBIT 1 (pin 4) | R2 (oln 5) | B4 (CN1-P6) |
| 15 | 174 FP15 | | Data | | DU1 (pin 26) | RBIT 0 (pin 3) | B1 (nn 3) | B3 (CN1.P5) |
| | 173 FP14 | | Data | | DUO (pin 28) | | BO (pip 1) | D2 (CN2, 22) |
| | Т | CLK | Shift Clock | CP2 (n3) | XCK(pin 10) | CK (pln 1) | CK (ala 10) | CHONO PH |
| | | | Data | 7. 36 | | 7, 11, 21, 12, 12, 12, 12, 12, 12, 12, 12 | (S) IIId | ON CONTROL |
| İ | 156 FS | | Frame Clock | S (n1) | VD dia 4) | VOVAIO (ele 12) | Working Asia | |
| T | т | | Data | 2 101 | () () () () () | (2) IIId ONLEA | Vario (pin 4) | VSYNC (CN1-p4) |
| T | Т | | Spara | | | | | B1 (CN3-p10) |
| | Т | CIAVOV | CANO | | | | | |
| | Т | | | | | | | |
| 1 | 20, | rrue | Uspiay Enable | | ENAB (plu 28) | | | ENAB (CN2-P |
| | Т | | | | | | | |
| t | . 100 | | SWICCHED INEG | | | | | |
| | 700 | | Data Cultohoul DOC | | | | | |
| 3 8 | 9 | T | Southern Co | O and the last | | | | |
| 5 6 |) (A | VONE | Dacklight (+12) | Dacklight VDD (E) | Backlight | VDD (pin 20) & Backlight | Backlight | Backlight |
| t | | | Switched Logic | (cd) (nn | VDD (pin 14 &16) | VCC (pin 18) | VCC (Pin 22 & 24) | VCC (CN2-P1 & 2) |
| 33 | - 1 | | Data | | | | | |
| | - 1 | LLCLK | Line clock | CP1 (p2) | LP (pin 6) | HSYNC (pin 15) | HSYNC (pln 6) | HSYNC (CN1-p3) |
| | | | VEE Enable | DISP(p4) | DiSP (pin 18) | | | |
| + | ╗ | 8 | VCC Enable | | | | | |
| | 157 FP0 | | Data | | | | | B0 (CN3-p9) |
| 40 | 8 | CONTPOS | Switched + Contrast | | VCON (pin 12) 2 VDC | | | |
| | - 1 | | Switched - Contrast | VEE (p7) | | | | |
| | | | Data | | | | | |
| 43 | 145 FP30 | | Data | | | | | |
| 44 | 138 FP24 | | Data | | | | | |
| 34.36 | П | 9 | | VSS (ne) | VSS (nine 2 8 9 15 21 27 30) | GND (plue 2.6.10) | GND (along 0 to 45) | CALO CALL BO 0 101 |
| (16 Pin) 1 & 16 | ě | Ground | | 72.00 | (2012) 12 10 10 10 12 10 10 10 | GND (alas 14 16 10) | GND (pins 2, 9, 9, 12, 13) | CAID (CAID TO 8 4 CAID TO 8 |
| ┡ | 133 FP20 | Γ | Data 133 | | | (College College Colle | CIAD (PILIS EV, E1, E1, 50) | CIND (CINZ-1-5 & 4, CIND-1-4 |
| | П | | Data 135 | | | | | |
| 4 | 136 FP22 | | Data 136 | | | | | |
| | 137 FPS | | Data 137 | | | | | |
| | Т | | Data 140 | | | | | |
| - | | | Jata 141 | | | | | |
| , 6 | 143 FP28 | | Data 143 | | | | | |
| | Т | | Data 146 | | | | | |
| | | | Jaia 147 | | | | | |
| | T | | John 448 | | | | | |
| 13 6 | 140 6034 | | Data 140 | | | | | |
| | Т | | Jaia 149 | | | | | |
| <u> </u> | 150 17135 | 2 | Jara 150 | | | | | |
| 0 | | nas | pasnuo . o | | | | | |
| Required Vol | tage (Sec | 3 Demo Box | ard App Notes) | -21 VDC | +2.0 VDC | .+ 12 VDC. | .+2 VDC. | *± 19 VDC |
| | | • | | | | | | |

| U |
|------------|
| - |
| 77 |
| ي |
| യ |
| <u>ٽ</u> |
| = |
| <u></u> |
| 0 |
| ~~ |
| O |
| _ |
| യ |
| Ö |
| = |
| - (0 |
| Ť |
| 二 |
| Ψ |
| |
| ⊆ |
| |
| _ |
| (1) |
| = |
| _ |
| Œ |
| Õ |
| |
| 10 |
| 55 |
| Ŋ |
| വ് |
| ~ |
| - |
| |
| 76 |
| Ü |
| T. |
| 1 |
| _ |
| ス |
| ᄗ |

| DB-44 | L | | 1 | Sharo | Sharo | Share | Chan | 1100 |
|-----------------|----------|-------------|---|---|---|----------------------------------|-------------------|------------------------|
| Maxon # | _ | びしい | ここして こうしん | LQ 10D 321 / 331 | LQ 10D 344 | LQ 10D S01 / LQ 11D S01 | 109001 | 1 O OD 161/181 |
| MDH-BA-44P | | | | 640 x 480 | 640 x 480 | 800 × 600 | 640 x 480 | 640 × 480 |
| Pin #'s | Pin #'s | | Description | C256KSS-18 | C256KSS-18 | C256KSS-18 | C512S.0 | CAKCC 10 |
| - | 129 | FP2 | Data | B2 (Pin 22) | B2 (Pin 22) | 82 (Pin 28) | | BO (so also) |
| 2 | 8 | FP3 | Data | B3 (Pin 23) | B3 (Pin 23) | B3 (Pin 29) | 80 (CN1-p13) | R1 (nin 25) |
| 9 | 161 | FP4 | Data | B4 (Pin 24) | B4 (Pin 24) | B4 (Pin 30) | B1 (CN1-p14) | B2 (nin 29) |
| 4 | 162 | FP5 | Data | B5 (Pin 25) | B5 (Pin 25) | B5 (Pin 31) | B2 (CN1-n15) | B3 (nin 31) |
| 5 | 166 | FP8 | Data | G2 (Pin 15) | G2 (Pln 15) | G2 (Pin 19) | (2.4) | G0 (pin 11) |
| 9 | 167 | FP9 | Data | G3 (Pin 16) | G3 (Pin 16) | G3 (Pin 20) | G0 (CN1-p 9) | G1 (pin 13) |
| 7 | 168 | FP10 | Data | G4 (Pin 17) | G4 (Pin 17) | G4 (Pin 21) | G1 (CN1-p10) | (32 (pin 17) |
| 8 | 169 | FP11 | Data | G5 (Pin 18) | G5 (Pin 18) | (35 (Pln 22) | G2 (CN1-011) | () III) 20 |
| 6 | 172 | FP13 | Data | R1 (Pin 7) | R1 (Pin 7) | D1 (Dip 0) | (11d-111) | (6) IIId) cp |
| 10 | 170 | FP12 | Data | BO (Bin 6) | (0 cid) 0d | DO (21 0) | | |
| - | 164 | EP7 | efec | 04 (Din 44) | 0100 | HU (PIN 8) | | |
| 13 | 5 | CDG | of C | GI (FIII 14) | G1 (PIN 14) | G1 (Pin 18) | | |
| 1 5 | 32 | 2047 | Data | GU (PIN 13) | G0 (Pin 13) | G0 (Pin 17) | | |
| | 2 | 1000 | Cala | H5 (FIN 11) | H5 (Pln 11) | R5 (Pin 13) | R2 (CN1-p7) | R3 (pin 7) |
| 4 | 2 | PP16 | Data | R4 (Pin 10) | R4 (Pin 10) | R4 (Pln 12) | R1 (CN1-0 6) | R2 (oln 5) |
| 15 | 174 | FP15 | Data | R3 (Pin 9) | R3 (Pin 9) | R3 (Pin 11) | R0 (CN1-05) | Bt (nin 3) |
| 16 | 173 | FP14 | Data | R2 (Pin 8) | R2 (Pin 8) | R2 (Pin 10) | /24 | (5 ale) 00 |
| 18 | 155 | FPVDCLK | Shift Clock | CK (Pin 2) | CK (Pin 2) | CV (Dia 9) | 10, 10, 10 | (I mg) Un |
| 20 | 131 | FP18 | Data | /= | (3 111 / 12) | ON (FILE) | Ch (CNI-pi) | CK (pin 10) |
| 22 | 158 | 200 | Gramo Clook | CANON | | | | |
| 99 | 3 | | Tallia Glock | (+ IIII d) | VSYNC (PIN 4) | VSYNC (Pin 6) | VSYNC (CN1-p4) | VSYNC (pin 4) |
| 200 | 3 | | Cala | B1 (Pin 21) | B1 (Pin 21) | B1 (Pin 27) | | |
| 47 | | | | | | | _ | |
| 62 | - | VSTNC | | | | | | |
| 26 | 152 | FPDE | Display Enable | ENAB (Pin 27) | ENAB (Pin 27) | ENAB (Pin 3 | ENAB (CN2-P5) | ENAB (nin 28) |
| 7.7 | 112 | HSYNC | | | | | | |
| 28 | · | VEE | Switched NEG | | | | | |
| 29 | 132 | FP19 | Data | | | | | |
| 30 | | VBB | Switched POS | | | | | |
| 31 | | VBKLT | Backlight (+12) | Backloht | Backlicht | Backloht | Dooblicht | 41-11-1-0 |
| 32 | | SWVDD | Switched Logic | VCC (Plos 28 & 20) | VOC (Blue 28 & 20 V | MOC (DI- 00 e DE) | Dacklight | Backlight |
| 33 | 146 | FP31 | Data | (CT D CT CH 1 CC . | 100 (1 113 CO W 29) | VCC (FIIIS 30 & 37) | VCC (CN2-P1 & 2) | VCC (Pin 22 & 24) |
| 35 | Т | HOIK | line alack | (o -id) Olyvon | 10 10 01000 | | | |
| 37 | | Ì | VEC Enable | (CIII O) | HOTING (PIN 3) | HSYNC (Pin 5) | HSYNC (CN1-p3) | HSYNC (pin 6) |
| 5 8 | | ייי עפני | VEE CHADIO | | | | | |
| 8 | 3 | | VCC Enable | | | | | |
| 39 | 157 | FPO | Data | B0 (Pin 20) | B0 (Pin 20) | B0 (Pin 26) | | |
| 40 | | CONTROS | Switched + Contrast | | | | | |
| 41 | | CONTNEG | Switched - Contrast | | | | | |
| 42 | 130 | FP25 | Data | | | | | |
| 43 | Т | EP30 | Opto | | | | | |
| 2 | Τ- | | Cata | 100000000000000000000000000000000000000 | | | | |
| * | 8 | FF24 | Data | | | | | |
| 17,19,21,34,36 | - | Ground | | GND (Pin 1, 5, 12, 19, 26) | GND (Pin 1, 5, 12, 19, 26) | GND (Pins 1,3,4,14,15,16,23,24) | GND (CN1-P2.8.12) | GND (pins 2 8 9 12 15) |
| (16 Pin) 1 & 16 | | Ground | | | P/L, U/D (30 & 31) | GND (Pin 25, 32, 33, 34, 40, 41) | GND (CN2.P3 4) | GND (pine 20 21 27 30) |
| 2 | | FP20 | Data 133 | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , , | C. (2) (5) (6) (7) (7) |
| 3 | 135 | FP21 | Data 135 | | | | | |
| 4 | 136 | FP22 | Data 136 | | | | | |
| 5 | 137 | cP23 | Data 137 | | | | | |
| 9 | 140 | | Data 140 | | | | | 1 |
| 7 | 1 | FP27 | Data 141 | | | | | |
| | 1 | | Data 440 | | | | | |
| ٥ | | | Data 143 | | | | | |
| | | 6000 | Data 447 | | | | | |
| | Т | | Data 147 | | | | | |
| 77 | Т | | Data 148 | | | | | |
| 2 | ┑ | | Data 149 | | | | | |
| 14 | 150 | FP35 | Data 150 | | | | | |
| 8 | • | Unused | | | | | | |
| Required V | oltage (| See Demo Bo | Required Voltage (See Demo Board App Notes) | *+5 VDC* | *+5 VDC* | "+5 VDC" | *AE VDC* | 1.0000 |
| | | | | | | | 2 | 10.00 |
| | | Notes 7 | | S | Ç | <u> </u> | 92 | |

| 9 |
|---|
| 9 |
| 5 |
| 6 |

| CL-CD755X The state of the | Pin #'s Pin Name 159 FP2 160 FP3 160 FP3 161 FP4 161 FP4 166 FP8 166 FP8 167 FP9 168 FP10 172 FP13 170 FP12 174 FP16 174 FP16 175 FP16 175 FP16 176 FP16 177 FP16 176 FP16 177 FP16 177 FP16 178 FP17 179 FP17 179 FP17 170 FP18 160 FP17 171 FP18 161 FP18 162 FP16 171 VSYNC 172 FP16 173 FP17 173 FP17 174 FP15 175 FP16 175 FP16 176 FP17 177 FP17 178 FP17 179 FP17 170 FP18 170 FP17 171 FP18 171 FP18 172 FP17 173 FP17 174 FP17 175 FP17 177 FP17 177 FP17 178 FP17 179 FP17 17 |)755x escription ata ata | Toshiba LTM-08 C015 /09 C016 /08 C015 | | Toshiba | Toshiba | Toshiba | Toshiba |
|--|--|-----------------------------------|--|---------------------------------|-------------------------------|-------------------|-------------------|------------------------|
| Part | 159 PP2 160 FP3 160 FP4 161 FP4 162 FP4 166 FP8 166 FP9 167 FP1 170 | escription ata ata ata | CTM-00 CO 13 /03 CO 10 /08 CO 13 | | 700000 | | | |
| 180 | Pin #*s Pin Name 159 FP2 160 FP3 161 FP4 165 FP5 166 FP9 167 FP1 172 FP1 172 FP1 174 FP1 174 FP1 174 FP1 175 F | escription ata ata ata | 7070 | | LIM-US CUZU R | LTM-10 C025 | LTM-10 C035 | TLX-806 2S-C3X |
| 1.00 Proc. 1.00 | 111 # 8 PIN Name 160 FP2 160 FP2 160 FP3 162 FP5 168 FP1 170 F | escription ata ata ata | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 | 800 × 600 | 640 x 480 |
| 199 FP22 Diama Diama Di (OLED-19) Di (Pin-4) 159 FP2 160 FP3 161 FP4 162 FP6 166 FP9 167 FP9 169 FP10 170 FP12 170 FP12 170 FP12 171 FP16 174 FP16 175 FP16 175 FP16 176 FP16 177 FP16 177 FP16 178 FP16 178 FP16 179 FP16 170 FP16 170 FP16 171 FP16 171 FP16 172 FP16 173 FP16 173 FP16 174 FP16 175 FP16 175 FP16 177 FP16 177 FP16 178 FP1 179 FP16 170 FP16 170 FP16 171 FP16 171 FP16 172 FP16 173 FP16 173 FP16 174 FP16 175 FP16 175 FP16 177 FP17 177 FP17 1 | ata ata ata | C512SS-9 | C512SS-9 | C512SS-9 | C256KSS-18 | C256KSS-18 | C8DD-16 |
| 161 First Dama B1 (Orders) B1 (Pen 4) B1 (Pen 10) B2 (Pen 20) 162 First Dama B2 (Orders) B1 (Pen 11) B2 (Pen 20) B2 (Pen 20) 163 First Dama B2 (Orders) B2 (Pen 21) B2 (Pen 20) 163 First Dama G2 (Orts 19) G2 (Pen 13) G2 (Pen 13) 163 First Dama G3 (Orts 19) G3 (Pen 13) G3 (Pen 14) 163 First Dama G3 (Orts 19) G3 (Pen 13) G3 (Pen 13) 164 First Dama G3 (Orts 19) G3 (Pen 13) G3 (Pen 13) 165 First Dama First (Orts 19) G3 (Pen 13) G3 (Pen 13) 165 First Dama First (Orts 19) G3 (Pen 13) First (Pen 13) First (Pen 13) 165 First Dama First (Orts 19) G3 (Pen 13) First (Pen 13) Firs | 160 FP3 162 FP4 162 FP6 168 FP8 167 FP9 168 FP10 169 FP11 172 FP12 174 FP16 174 FP16 175 FP16 175 FP16 177 FP17 176 FP17 177 FP16 177 FP17 178 FP17 178 FP17 178 FP18 179 FP18 179 FP18 179 FP18 170 FP18 170 FP18 171 FP18 172 FP18 173 FP18 173 FP18 174 FP18 175 FP18 175 FP18 177 FP18 177 FP18 178 FP1 179 FP18 170 FP18 170 FP18 171 FP18 171 FP18 172 FP18 173 FP18 174 VSVVC 175 FP18 177 FP18 | ata | | | | B2 (Pin 24) | B2 (Pin 24) | LD0 (IF2-pin 2) |
| 1871 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF | 166 FP6 166 FP8 167 FP9 168 FP10 169 FP11 170 FP12 170 FP12 170 FP16 171 FP16 174 FP16 174 FP16 175 FP16 175 FP16 176 FP17 176 FP17 177 FP16 177 FP16 178 FP17 178 FP18 168 FP1 168 FP1 168 FP1 168 FP1 179 FP18 169 FP1 171 FP18 160 FP1 173 FP18 161 FP18 161 FP18 162 FP0E 163 FP1 164 VSYNC | ata | B0 (CN2-p1) | B0 (Pin 4) | B0 (Pin 15) | B3 (Pin 26) | B3 (Pin 26) | LD1 (IF2-pin 3) |
| 1456 FPS Chair Chair Chicago Chica | 162 FP5 167 FP9 168 FP10 169 FP11 172 FP13 170 FP12 164 FP7 163 FP16 176 FP17 177 FP16 174 FP16 174 FP16 175 FP16 175 FP16 176 FP17 177 FP17 177 FP18 185 FP16 185 FP16 186 FP1 187 FP18 187 FP1 | | B1 (CN2-p3) | B1 (Pin 5) | B1 (Pin 13) | B4 (Pin 27) | B4 (Pin 27) | LD2 (IF2-nin 4) |
| 1875 FP92 Data CO (CN1-p.9) CO (Pin 10) CO (Pin 21) CO (Pin 21) CO (Pin 21) CO (Pin 11) CO (Pin 11) CO (Pin 12) CO (Pi | 166 FP8 167 FP9 168 FP10 172 FP13 172 FP13 174 FP16 175 FP16 176 FP17 176 FP16 177 FP16 177 FP16 178 FP16 178 FP16 179 FP16 171 FP16 171 FP16 172 FP16 173 FP17 174 FP16 175 FP16 175 FP16 177 FP16 177 FP16 177 FP16 178 FP1 | ata | B2 (CN2-p5) | B2 (Pin 7) | B2 (Pln 5) | B5 (Pin 28) | B5 (Pin 28) | LD3 (IF2-pin 5) |
| 1477 1472 1472 1474 | 167 FP9 168 FP10 172 FP13 172 FP13 170 FP12 164 FP7 164 FP7 175 FP16 174 FP16 175 FP16 175 FP16 176 FP16 177 FP16 177 FP16 178 FP17 178 FP18 186 LFS 186 FP1 181 VSYNC 182 FPDE 182 FPDE 182 FPDE 182 FPDE 182 FPDE 182 FPDE 182 FPDE 182 FPDE 182 FPDE 183 FPDE 183 FPDE 184 VSYNC 185 FP1 | ata | | | | G2 (Pin 14) | G2 (Pin 14) | (D4 (IF2-nin 6) |
| 150 PP11 Obne Oct (ONI-pi1) Oct (Pin 12) Oct (Pin 13) Oct (Pin 15) 168 FP10 170 FP13 170 FP13 170 FP13 164 FP7 165 FP16 174 FP16 175 FP16 173 FP18 156 FPNC 156 FPN 157 FP18 156 FPN 157 FP18 156 FPN 157 FP18 157 FP18 158 FP1 158 FP1 158 FP1 158 FP1 159 FP0E 152 FPDE 152 FPDE 153 FP18 | ata | G0 (CN1-p 9) | G0 (Pin 10) | G0 (Pin 21) | G3 (Pin 16) | (3 (Pin 16) | 1 D5 (1E2.nln 7) |
| 112 PR19 Data Oct (OMI-pi19) Giz (Pin i19) Giz (Pi | 169 FP11 170 FP12 170 FP12 164 FP7 163 FP16 176 FP17 177 FP16 177 FP16 177 FP16 178 FP14 156 FP17 178 FP18 156 FP7 158 FP1 | ata | G1 (CN1-p11) | G1 (Pin 12) | G1 (Pin 19) | G4 (Pln 17) | G4 (Pin 17) | De (IE2.nin 8) |
| 1.12 PEP12 Date Date PEP12 172 FP13 170 FP12 163 FP7 176 FP17 176 FP16 177 FP16 177 FP16 173 FP14 131 FP18 156 LF8 156 LF8 158 FP1 158 FP | ata | G2 (CN1-p13) | G2 (Pin 13) | G2 (Pin 17) | (35 (Pin 18) | GE (Pin 18) | 1 D7 (150 pin 0) |
| 10.0 PF12 Dula PF12 | 170 FP12 164 FP7 176 FP16 176 FP16 177 FP16 177 FP16 177 FP18 155 FPVDCLK 118 FP1 156 LFS 158 FP1 158 | ata | | | | 81 (Pin 6) | 01 (0) (0) | LD/ (IFZ-DIII 9) |
| 163 FPP Duals FRE (CN1-07) FRE (PR0-27) FRE (PR0-17) CN (PR0-17) FRE | 164 FP7 163 FP6 176 FP17 176 FP16 174 FP16 173 FP14 155 FPVDCLK 131 FP18 156 FP1 158 FP1 158 FP1 158 FP1 158 FP1 158 FP1 158 FP1 158 FP1 158 FP1 158 FP1 159 FPDE 112 MSYNC 1132 FP19 | ata | | | | (CILL) IN | HI (Pm 5) | UD/ (IF1-pin 15) |
| 1156 FFFE One FFE CIN1479) FRE CIN1-22 FFE PRIN 2) FFE PRI | 163 FP6 176 FP16 177 FP16 177 FP16 178 FP17 179 FP18 150 FPVDCLK 131 FP18 156 LFS 156 LFS 156 FP1 112 FPDE 112 FPDE 112 FPDE 112 FPDE 112 FPDE 112 FPDE 113 FP19 | ata | | | | HO (PIN 4) | H0 (Pin 4) | UD6 (IF1-pin 14) |
| 17.0 PFT Data PR (CNI.47) PR (Pin.21) PR (Pin.21) PR (Pin.21) PR (Pin.12) PR (Pin. | 176 FP16 177 FP16 177 FP16 173 FP14 135 FPVDCIK 131 FP18 156 LFS 158 FP1 114 VSYNC 112 FPDE 112 FPDE 112 FPDE 112 FPDE 113 FP19 | of o | | | | G1 (Pin 13) | G1 (Pin 13) | UD5 (IF1-pin 13) |
| 1.15 FP16 Data R12 (D114.97) R2 (Pin 2) R12 (Pin 7) R12 (Pin 9) R12 (Pin 9) R13 (P | 175 FF17 174 FP16 177 FP16 155 FPVDCLK 156 FPVDCLK 158 FP1 158 | dia | | | | G0 (Pin 12) | G0 (Pin 12) | UD4 (IF1-pln 12) |
| 17.7 FP16 Diana R1 (OK1+5-5) R1 (Pin 2) R1 (Pin 1) R1 (Pin 1) R2 (Pin 6) 17.3 FP16 Diana R1 (OK1+5-5) R1 (Pin 2) R2 (Pin 6) 18.5 FP104 Diana R1 (OK1+5-5) R1 (Pin 2) R2 (Pin 6) 18.5 FP104 Diana R1 (OK1+5-5) R1 (Pin 2) R2 (Pin 6) 18.5 FP104 Diana R1 (OK1+5-5) R1 (Pin 2) R2 (Pin 6) 18.5 FP104 Diana R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) 18.5 FP16 Diana R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) 18.5 FP16 Diana R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) 18.5 FP16 Diana R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) 18.5 FP16 Diana R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) R1 (Pin 2) 18.5 FP17 Diana R1 (Pin 2) 18.5 FP18 Diana R1 (Pin 2) R1 | 174 FP16 173 FP14 173 FP14 155 FPVDCIK 131 FP18 156 LFS 156 LFS 156 FP1 114 VSYNC 114 VSYNC 112 FP19 132 FP19 | arta | H2 (CN1-p7) | R2 (Pin 22) | R2 (Pin 7) | R5 (Pin 10) | R5 (Pin 10) | UD3 (IF1-pin 11) |
| 147 FP16 Data R0 (OH1-50) R0 (Pin.20) R0 (Pin. | 174 FP15 173 FP14 181 FP18 181 FP18 186 LFS 156 LFS 158 FP1 114 VSYNC 112 FPDE 112 FPDE 112 FPDE 112 FPDE 113 FP19 | ata | R1 (CN1-p5) | R1 (Pin 21) | R1 (Pin 9) | R4 (Pin 9) | R4 (Pin 9) | UD2 (IE1.nln 10) |
| 113 FP16 Data NGLK (CNI-p1) CK (Fln 2) NGLK (Fln 2) | 173 FP14 155 FPVDCLK 156 LFS 156 LFS 158 FP1 114 VSYNC 112 FPDE 112 FPDE 112 NSYNC 113 FP19 | ata | R0 (CN1-p3) | R0 (Pin 20) | R0 (Pin 11) | B3 (Pin 8) | 00 (0) 00 | 1104 /154 -25 0) |
| 155 FPUOCINE SININ ClOck 151 FPUOCINE SININ CLOCK 151 FPUIS Cock (Pin 2) NCLK (Pin 2) NCLK (Pin 2) 152 FPUIS Cock C | 155 FPVDCLK 131 FP18 156 LFS 156 LFS 157 FP1 114 VSYNC 152 FPDE 112 HSYNC 1 HS | ata | | | | 0 10 00 | 10 1110 | ODI (IFI-ping) |
| 151 FP 18 Dials 131 FP18 156 LFS 158 FP1 114 VSYNC 152 FPDE 112 MSYNC 112 MSYNC 112 HSYNC 112 HSYNC | Jiff Clock | NCI K (CN1-n1) | (30 via) AO | 10 10 10 10 | HZ (PIII b) | H2 (PIn 6) | 000 (IF1-pin 8) |
| 156 FF7 Pure Clock | 156 LFS 158 FP1 114 VSYNC 152 FPDE 112 HSYNC - VEE 132 FP19 | ate | (id the) | ON (FILLED) | NOLN (PIN 3) | NCLK (Pin 2) | NCLK (Pin 2) | SCP (IF1-pln 3) |
| 150 FPT Date Da | 158 FP1 114 VSYNC 152 FPDE 112 MSYNC 1 VEE 132 FP19 | ame Clock | | | | | | |
| 1.00 PT 1.00 1.00 | 114 VSYNC 152 PPDE 112 HSYNC - VEE 132 FP19 | allie Clock | | | | | | FP (IF1-pin 1) |
| 114 VSYNC Chirt VSNC Ch | 114 VSYNC 162 FPDE 112 HSYNC - VEE 132 FP19 | ata | | | | B1 (Pln 23) | B1 (Pin 23) | |
| 1187 POE Display Enable 118 POE Display Enable 12 POE Display Enable 13 POE Display Enable 14 POE Display Enable 15 POE Display Enable 16 POE Display Enable 17 POE Display Enable 18 POE Display Enable 19 POE Display Enable 10 POE Display Enable 10 POE Display Enable 11 POE Display Enable 12 POE Display Enable 13 POE Display Enable 14 POE Display Enable 15 POE Display Enable 16 POE Display Enable 17 POE Display Enable 18 POE Display Enable 19 POE Display Enable 10 POE Display Enable 10 POE Display Enable 11 POE Display Enable 12 POE Display Enable 13 POE Display Enable 14 POE Display Enable 15 POE Display Enable 16 POE Display Enable 17 POE Display Enable 1 | 114 VSYNC 152 FPDE 112 HSYNC - VEE 132 FP19 | oare | | | | | | |
| 122 FPDE Dialogue Emable PEDE Dialogue Emable PEDE Dialogue Emable PEDE Dialogue Emable PED | 152 FPDE 112 HSYNC - VEE 132 FP19 | AT VSYNC | | | | | | |
| 12 K5V/C CATT HSYNC CAT | 112 HSYNC - VEE 132 FP19 | splay Enable | | | | ENAB (Die 20) | 20 - 100 | |
| 1. VEE Switched NEG 1. 22 FF19 Date 1. 22 FF19 Date 1. 24 FF19 Date 1. 25 WVDD Switched Logic VDD (CN2-Pg & 10) VDD (Pins 14, 16, 3 if) VDD (Pins 12, 24) VDD (Pins 16, 24) 1. 36 FP12 Date Control ENAB (Pins 2) ENAB (Pin 23) ENAB (Pin 23) ENAB (Pin 23) 1. 35 FPVE LCIK Line Control EnAB (Pin 23) ENAB (Pin 23) ENAB (Pin 23) 1. 35 FPVE LCICK Line Control EnAB (Pin 23) ENAB (Pin 23) ENAB (Pin 23) 1. 35 FPVE LCICK Line Control ENAB (Pin 23) ENAB (Pin 23) ENAB (Pin 23) 1. 35 FPVE LCONTROS Switched + Contrast ENAB (Pin 23) ENAB (Pin 23) ENAB (Pin 23) 1. 45 FPVE Data ENAB (Pin 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, | - VEE 132 FP19 | 9T HSYNC | | | | | ENAB (PIN 20) | |
| 132 FP19 Data | 132 FP19 | witched NFG | | | | | | |
| VPBC Smitched POS Backlight Backlight <t< td=""><td></td><td>ta</td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | | ta | | | | | | |
| 1.0 VENTT Backlight China - VBB | vitched POS | | | | | | |
| 146 PF31 Data D | VAKIT | ocklinht (±19) | Dooblicht | | | | | |
| 146 STATE SWOOD | whohed I only | VOD CONO DO 101 | Backlight | Backlight | Backlight | Backlight | Backlight |
| 153 FPUCE Current | 446 5004 | Witched Logic | VUD (CNZ-F9 & 10) | VDD (Pins 14, 15, & 16) | VDD (Pins 1 & 24) | VDD (Pin 30 & 31) | VDD (Pin 30 & 31) | VDD (IF1-pin 5) |
| 153 LLCLR LLCR Ll | 140 1131 | alta . | ENAB (CNZ-P7) | ENAB (Pin 23) | ENAB (Pin 23) | | | |
| 123 FPVEE VIEE Emable 125 FPVEE VIEE Emable 127 FPC VICE Emable 128 FPC VICE Emable 129 FPC VICE Emable 120 FPC VICE Emable | 153 LLCLK | ne clock | | | | | | LP (F1-nin 2) |
| 125 FPVCC VCC Enable PPVCC VCC Enable PPVCC PPCC | 123 FPVEE | E Enable | | | | | | DISP (IF1-nin 4) |
| 157 PPO Data Da | 125 FPVCC | C Enable | | | | | | (LIGHT 11 4) |
| 1. CONTPOS Switched + Contrest CONTROL Switched + Contrest CONTROL 1.39 FP20 Data Switched - Contrest CONTROL Control <td< td=""><td>157 FP0</td><td>ıta</td><td></td><td></td><td></td><td>BO (Dia 99)</td><td>100 500 00</td><td></td></td<> | 157 FP0 | ıta | | | | BO (Dia 99) | 100 500 00 | |
| GND CN1-P2,46.8.10,12,14 GND Pins 1, 6, 11, 19, 24, 29 GND Pins 2, 4, 6, 8, 10, 12 GND Pin 1, 3, 7, 11, 15 GND | CONTPOS | vitched + Contrast | | | | 00 (111 22) | B0 (FIII 22) | |
| 139 FP26 Data 146 FP20 Data 130 PP20 Data 130 PP20 Data 130 PP20 Data 130 PP20 Data 133 131 PP20 Data 135 133 PP21 Data 136 140 PP22 Data 136 141 PP22 Data 140 141 PP22 Data 140 141 PP26 Data 141 141 PP26 Data 141 142 PP26 Data 142 143 PP26 Data 144 144 PP26 Data 144 147 PP26 Data 144 148 PP34 Data 149 149 PP34 Data 149 140 PP34 Data 149 140 PP34 Data 149 141 PP34 Data 149 148 PP34 Data 149 149 <t< td=""><td>- CONTINEG</td><td>itched - Contrast</td><td></td><td></td><td></td><td></td><td></td><td>VEE (IF1-pln 7)</td></t<> | - CONTINEG | itched - Contrast | | | | | | VEE (IF1-pln 7) |
| 1.56 FP.30 Data 1.88 FP.24 Data 1.80 FP.24 Data 1.81 FP.24 Data 1.30 FP.24 Data 1.31 FP.24 Data 133 GND (CNI2-P4.4.6.8) GND (Pins 1, 6, 11, 19, 24, 29) GND (Pins 14, 16, 18, 20, 22) GND (Pin 19, 21, 25, 29) GND | 130 555 | Trough Comman | | | | | | |
| 139 FP-30 Data 140 Preson Chound < | 145 550 | RI | | | | | | |
| 138 FP24 Data GND (CN1-P2,46,8,10,12,14) GND (Plns 1, 6, 11, 19, 24, 29) GND (Plns 2, 4, 6, 8, 10, 12) GND (Plns 1, 3,7, 11, 15) GND (Pln 1, 3,7, 11, 15) | 140 7730 | 118 | | | | | | |
| Found GND (CN1-P2,4.8.8.10,12,14) GND (Plns 1, 6, 11, 19, 24, 29) GND (Plns 2, 4, 6, 8, 10, 12, 14) GND (Pln 1, 3, 7, 11, 15) GND (P | 138 FP24 | g | | | | | | |
| Figured GND (CN2-P4,4,6,8) GND (Pins 14, 16, 16, 20, 22) GND (Pin 19, 21, 25, 29) GND (Pin 19, 21, 25, 29)< | · | | 10,12,14) | GND (Pins 1, 6, 11, 19, 24, 29) | GND (Pins 2, 4, 6, 8, 10, 12) | _ | +- | VSC (IEt.nin 6) |
| ON ON ON ON ON ON ON ON ON ON ON ON ON O | - Ground | | (8'9') | | GND (Pins 14, 16, 18, 20, 22) | +- | 4- | VSS (IE2, nine 1 & 10) |
| NO NO NO NO NO NO NO NO NO NO NO NO NO N | 133 FP20 | ta 133 | | | | + | - | 100 m = 10110 m 107 |
| NO NO NO NO NO NO NO NO NO NO NO NO NO N | 135 FP21 | ta 135 | | | | | | |
| NO NO NO NO NO NO NO NO NO NO NO NO NO N | 136 FP22 | ta 136 | | | | | | |
| *** *** **** **** **** **** **** **** **** | 137 FP23 | ta 137 | | | | | | |
| **5 VDC** NO NO NO NO NO NO NO NO NO | 140 FP26 | ta 140 | | | | | | |
| ************************************** | 141 FP27 | ta 141 | | | | | | |
| *** *** *** *** *** *** *** *** *** ** | 143 FP28 | ta 143 | | | | | | |
| **5 VDC** NO NO NO NO NO NO NO NO NO | 144 ED20 | to 144 | | | | | | |
| *+5 VDC* NO NO NO NO NO NO | 147 6000 | 144 | | | | | | |
| ************************************** | 140 550 | 14/ | | | | | | |
| NO NO NO NO NO NO NO NO NO NO NO NO NO N | 148 FF33 | ta 148 | | | | | | |
| +5 VDC' NO NO NO NO NO NO NO NO NO NO NO NO NO | 149 FF34 | ta 149 | | | | | | |
| *+5 VDC* | 150 FP35 | ta 150 | | | | | | |
| *+5 VDC* *+5 VDC* *+5 VDC* *+5 VDC* NO NO NO NO | B - Unused | | | | | | | |
| ON ON ON ON | Required Voltage (See Demo Boai | d App Notes) | "+5 VDC" | "+5 VDC" | *+5 VDC* | .+5 VDC | "+5 VOC" | ** 95 VDC* |
| | Notes ? | | ON | ON | ON | CN | O V | 20.02 |
| | Cirrie I onio ADIVANCE | | October 1981 | | | | 2 | 2 |

| ဖ |
|---|
| Ø |
| 2 |
| 9 |

| UB-44 | כ | C1-GD755v | | Toshiba | Toshiba | Toshiba Toshiba Toshiba Toshiba | | Toshiba |
|-----------------|------------------|---|-----------------------|--------------------|------------------------|--|---------------------------|----------------------|
| MDH-BA-44P |) | V00 | LX-807 2S-C3X | TLX-810 2S-C3X | TLX-812 2S-C3X | TLX-813 2S-C3X | TLX-813 4S-C3X | TLX-813 7S-C3X |
| Pin #'s | Pin #'s Pin Name | lame Description | 040 X 400 | 040 X 480 | 640 x 480 | 640 x 480 | 640 x 480 | 640 x 480 |
| - | ш | т | D7 (CM1, pln 9) | 01-0000 01-0000 | Cappelle Cappelle | C800-16 | C8DD-16 | C8DD-16 |
| 2 | 1 | Data | De (CN1 - pin 3) | 1 D4 (CN2-pin 2) | LD4 (CND plr p) | LUO (pin 13) | LD0 (IF2-pln 2) | LD0 (pin 11) |
| 3 | | Data | D5 (CN1 - pin 4) | 1 D2 (CN2.nin 4) | LD3 (CNO.pln 3) | LO1 (pin 15) | LD1 (IF2-pln 3) | LD1 (pln 13) |
| 4 | 162 FP5 | Data | D4 (CN1 - pin 5) | (D3 (CN2-pin 5) | 1 Da (CN2-pin 5) | 102 (pill 16) | LUZ (IFZ-pin 4) | LD2 (pin 17) |
| 2 | 166 FP8 | Data | D3 (CN1 - pln 6) | 1 D4 (CN2-nin 6) | DA (CNO ole e) | LOS (pill 17) | LD3 (IFZ-pin 5) | LD3 (pln 19) |
| 9 | 167 FP9 | Data | D2 (CN1 - pln 7) | 1 D5 (CN2, plp 7) | LOT (CNS plit 5) | LD4 (pin 19) | LD4 (IF2-pin 6) | LD4 (bin 1) |
| 7 | 168 FP10 | Data | D1 (CN1 - pin 8) | De (CNO pip e) | L De CANO | LUS (DIII 20) | LU5 (IFZ-pin 7) | LD5 (pin 3) |
| 8 | Т | Data | CONTRACTOR | (0 100 COLD 10 0) | LUG (CINZ-PIN 8) | LU6 (pin 21) | LD6 (IF2-pln 8) | LD6 (pln 5) |
| 0 | 1 | ot of | (a liid : INO) oo | LD/ (CNZ-pin 9) | LD/ (CNZ-pin 9) | LD7 (pin 23) | LD7 (IF2-pin 9) | LD7 (pln 7) |
| 5 | Т | Data | | UD/ (CN1-pin 15) | UD7 (CN1-pln 15) | UD7 (pin 12) | UD7 (IF1-pln 15) | UD7 (pin 31) |
| 2 ; | 70. | Cata | | UD6 (CN1-pin 14) | UD6 (CN1-pin 14) | UD6 (pin 11) | UD6 (IF1-pin 14) | (IDS (nin 20) |
| = | | Data | | UD5 (CN1-pin 13) | UD5 (CN1-pln 13) | UDS (nin 9) | 1105 (161-pln 19) | (25 mg/ 500) |
| 22 | | Data | | UD4 (CN1-pin 12) | UD4 (CN1-pin 12) | LID4 (nin 8) | 1104 (IE4 pla 49) | (62 IIId) COO |
| 13 | - 1 | Data | | UD3 (CN1-pln 11) | UD3 (CN1-nin 11) | IIDa (olo 7) | 100 001 | 004 (pill 23) |
| 14 | 175 FP16 | Data | | 11D2 (CN1-pln 10) | 1109 (CM1-plp 10) | (2 117 601 | (ITI-DIA 11) | UD3 (pin 22) |
| 15 | | Data | | (ID1 (CN1-plp 9) | HOT (CNT-pin to | (C DIII) | UUZ (IF1-pin 10) | UD2 (pin 24) |
| 16 | 173 FP14 | ļ | | LIDO (CN1-pin 9) | STIPLING TO | 001 (pm 4) | UD1 (IF1-pin 9) | UD1 (pin 26) |
| 18 | 155 FPVDCLK | LK Shift Clock | XCKI (CN2 - plp 3) | SCB (CN4 ala | ODD CONI-pin 8) | UCO (pin 3) | UD0 (IF1-pin 8) | UD0 (pin 28) |
| 20 | 131 FP18 | 1 | | SOL (CINI-DIII 3) | SCF (CNI-pin 3) | SCP(pin 27) | SCP (IF1-pin 3) | SCP(pln 10) |
| 22 | 1 | Т | C10701 | | | | | |
| 23 | 100 | Piglie Clock | FF (CNZ - pin 1) | FP (CN1-pln 1) | FP (CN1-pln 1) | FP (pin 24) | FP (IF1-pln 1) | FP (pin 4) |
| 3 2 | \top | Data | | | | | | |
| ** | | 1 | | | | | | |
| 22 | Т | | | | | | | |
| 97. | Т | Display Enable | XCKU (CN2 - pln 8) | | | | | |
| /2 | 112 HSYNC | | | | | | | |
| 58 | - 1 | Switched NEG | | | | | | |
| 59 | 132 FP19 | Data | | | | | | |
| 30 | . VBB | Switched POS | | | | | | |
| 31 | · VBKLT | Backlight (+12) | Backlight | Backlight | Backlinh | Backloht | A-Hillord | |
| 32 | - SWVDD | | VDD (CN2 - pins 5. 7) | VDD (CN1-pln 5) | VOD (CN1-plp 5) | VDD (ele 1) | Dacklight | Backlight |
| 33 | 146 FP31 | Data | | /2 | (cuid-inic) | (July COA | VUU (IFT-pin 5) | VDD (pin 14 &16) |
| 35 | 153 LLCLK | Line clock | I P (CN2 - pln 2) | I D (Cals also) | 10 MOV 01 | | | |
| 37 | 123 FPVEE | Ī | | DISD (CNI -1- 4) | LP (CNI-pin Z) | LP (pin 25) | LP (IF1-pln 2) | LP (pin 6) |
| 38 | Т | | | CION CONT-DIN 4) | USP (CN1-pin 4) | DISP (pin 28) | DISP (IF1-pin 4) | DISP (pin 18) |
| 30 | 157 EPO | Doto | | | | | | |
| 40 | Т | Т | | | | | | |
| 2 3 | T | Т | | VEE (CN1-pin 7) | VEE (CN1-pin 7) | VEE (pin 30) | VCONT (I/F 1 Pin 6) 2 VDC | VCONT (nin 12) 2 VDC |
| | - 1 | Т | | | | | | - / |
| 42 | \exists | Data | | | | | | |
| 43 | 145 FP30 | Data | | | | | | |
| 44 | 138 FP24 | Data | | | | | | |
| 17,19,21,34,36 | - Ground | | GND (CN1 - plns 1 10) | VSS (CN1-plo 6) | VOC /CNI4 place | VOC (1 - 0 0 40 4 1) | | |
| (16 Pin) 1 & 16 | - Ground | | GND (CN2 - pins 4 8) | Ę | Vec (Chip plan 1 o 40) | VSS (212.40.00.00.00.00.00.00.00.00.00.00.00.00. | VSS (IFZ-pins 1 & 10) | 2, 8, 9, |
| 2 | 133 FP20 | Data 133 | | + | יסן סויב-טווים ו מ וט | VSS (PILIS 10, 22, 20, 29) | | VSS (pins 21, 27, 30 |
| 3 | ı | Data 135 | | | | | | |
| 4 | | Data 136 | | | | | | |
| 2 | 137 FP23 | Data 137 | | | | | | |
| 9 | 140 FP26 | Data 140 | | | | | | |
| 2 | 1 | Data 141 | | | | | | |
| | 143 5528 | Data 140 | | | | | | |
| T | - 1 | Data 143 | | | | | | |
| === | Т | Data 144 | | | | | | |
| 1 | | Data 147 | | | | | | |
| | 148 7733 | Data 148 | | | | | | |
| 2 : | 149 FP34 | Data 149 | | | | | | |
| | | Data 150 | | | | | | |
| Popular Vo | pegnun - | Booulred Volters (See Deme Booul Assessment | | | | | | |
| vedanien ve | Maye (See Dell | no board App Notes) | + 5 VDC | "+ 25 VDC" | .+ 2 VDC. | *+ 25 VDC* | +2.0 VDC | 00% 00 |
| | | | • | | | | | +4.0 400 |

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names).

96/2/9

CL-GD7555 Panel Interface Connection Table

| DB-44 | | 7 | רו החזבה | Toshiba |
|-----------------|----------|-------------|---|-----------------------------------|
| Maxon # | | りょう | X00/A | TLX-814 28-C3X |
| MUH-BA-44P | | L | , , , | 900 × 600 |
| Fin #'8 | Pin #8 | | Description | C8DD-16 |
| - | 28 | FP2 | Data | LD0 (pln 13) |
| 2 | 9 | FP3 | Data | LD1 (pln 16) |
| က | <u>1</u> | FP4 | Data | LD2 (oin 16) |
| 4 | 162 | FP5 | Data | LD3 (oin 17) |
| သ | 166 | FP8 | Data | LD4 (pln 19) |
| 9 | 187 | FP9 | Data | 1 DS (oln 20) |
| 7 | 168 | FP10 | Data | I DA (nín 21) |
| | 9 | EP11 | Date | , D7 (ala 33) |
| 6 | 172 | FP13 | Data | 1107 (eta 19) |
| 9 | 129 | FP12 | Data | 1108 (old 14) |
| = | 184 | EP7 | Data | (0 day 2011 |
| 2 | 2 | EDA | ata C | 104 (2) 9) |
| 2 2 | 3 4 | 2017 | Dia C | 004 (pin 8) |
| 14 | 7, | 8101 | Data | ODS (pin 7) |
| 5 | 174 | FP16 | etec | 10.4 (ala 4) |
| 18 | 173 | FP14 | Data | (c ala) 0011 |
| 9 | £ | 20/001 | Chit Clock | 000 (pill 3) |
| 20 | 131 | FP18 | Data | SCF(Din Z/) |
| 22 | 156 | LFS | Frame Clock | EP (nin 94) |
| 23 | 158 | FP1 | Data | |
| 24 | | | Soura | |
| 26 | 114 | NSANC | CBTVeVAC | |
| 96 | 153 | Cana | Display Enghio | |
| 27 | 112 | HSYNC | CRTHSYNC | |
| 28 | | VEF | Switched NEG | |
| 29 | 132 | FP19 | Data | |
| 30 | | V88 | Switched POS | |
| 31 | | VBKLT | Backlight (+12) | Backloht |
| 32 | | QQAMS | Switched Logic | VDD (pln 1) |
| 33 | 146 | FP31 | Data | FR (Pin 28) |
| 36 | | ררכרע | Line clock | LP (pin 25) |
| 37 | | | VEE Enable | DISP (pin 28) |
| 38 | 126 | FPVCC | VCC Enable | |
| 38 | 157 | FP0 | Data | |
| 40 | • | CONTPOS | Switched + Contrast | VCONT (pin 30) 2 VDC |
| 41 | \neg | CONTINEG | Switched - Contrast | |
| 42 | | FP26 | Oata | |
| 43 | ┰ | FP30 | Data | |
| 44 | 86 | FP24 | Data | |
| 8 | · | Ground | | VSS (plns 2, 6, 10, 14) |
| (16 Pin) 1 & 16 | T | Ground | | VSS (plns 18, 22, & 29) |
| 7 | Т | FP20 | Data 133 | |
| | T | | Data 136 | |
| 4 | П | | Data 136 | |
| 9 | \neg | | Data 137 | |
| 9 | ╗ | | Data 140 | |
| 7 | _ | | Data 141 | |
| 6 | 7 | | Data 143 | |
| 0 | _ | | Data 144 | |
| Ξ | | | Data 147 | |
| 12 | | | Data 148 | |
| 13 | T | | Data 149 · | |
| 4 | 200 | | Data 150 | |
| Occupant | | Onused | | |
| וופלמוופה | Oliano | OG CHILL CO | required volidge (See Delito Board App Notes) | +2.0 VDC |
| | | Notes 7 | | Han 1044 and 184 madelor on VCOAT |

Caution: When making connections, reference the CL-GD7555X pin numbers (and not pin names).

Cirrus Logic ADVANCE



Direct Sales Offices

Domestic

N. CALIFORNIA

Fremont

TEL: 510/623-8300 FAX: 510/252-6020

S. CALIFORNIA

Westlake Village TEL: 805/371-5860 FAX: 805/371-5861

NORTHWESTERN AREA

Portland, OR TEL: 503/620-5547

FAX: 503/620-5665

SOUTH CENTRAL AREA

Austin, TX

TEL: 512/255-0080 FAX: 512/255-0733 Irving, TX

TEL: 972/252-6698 FAX: 972/252-5681

Houston, TX

TEL: 281/257-2525 FAX: 281/257-2555

NORTHEASTERN AREA

Andover, MA TEL: 978/794-9992

FAX: 978/794-9998

SOUTHEASTERN **AREA**

Raleigh, NC TEL: 919/859-5210 FAX: 919/859-5334

Boca Raton, FL

TEL: 561/241-2364 FAX: 561/241-7990 International

CHINA

Beijing

TEL: 86/10-6428-0783 FAX: 86/10-6428-0786

FRANCE

Paris

TEL: 33/1-48-12-2812 FAX: 33/1-48-12-2810

GERMANY

Herrsching

TEL: 49/81-52-92460 FAX: 49/81-52-924699

HONG KONG

Tsimshatsui TEL: 852/2376-0801 FAX: 852/2375-1202

ITALY

Milan TEL: 39/2-3360-5458 FAX: 39/2-3360-5426 **JAPAN**

Tokyo

TEL: 81/3-3340-9111 FAX: 81/3-3340-9120

KOREA

Seoul

TEL: 82/2-565-8561 FAX: 82/2-565-8565

SINGAPORE

TEL: 65/743-4111 FAX: 65/742-4111

TAIWAN

Taipei

TEL: 886/2-2718-4533 FAX: 886/2-2718-4526

UNITED KINGDOM

London, England TEL: 44/1727-872424 FAX: 44/1727-875919

High-Value Systems in Silicon

Cirrus Logic is a premier supplier of system-level integrated circuits that demand high-performance mixedsignal processing. Our company's software-rich 'systems in silicon' add high value to major brands worldwide. We apply our system expertise to enable high-volume applications in data storage, networking, and multimedia for both computing and consumer electronics markets as well as ultra-high-precision data acquisition applications for industrial automation and instrumentation markets.

Cirrus Logic's manufacturing strategy ensures maximum product quality and availability, as well as access to world-class processing technologies through joint ventures with IBM[®] and Lucent Technologies[®].

Contact one of our systems and applications specialists to see how your company can benefit from the high value Cirrus Logic adds to its customers' products.

Copyright © 1998 Cirrus Logic, Inc. All rights reserved.

Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document implies no license under patents, copyrights, or trade secrets. Cirrus Logic, AccuPak, Alpine, Clear3D, Crystal, CrystalClear, CrystalWare, DirectVPM, DIVA, FastEn, FastPath, FasText, FeatureChips, FilterJet, Get into it, Good Data, IntelliFilter, Laguna, Laguna3D, LagunaTV, Matterhorn, MediaDAC, MediaMax, Mojave, MotionVideo, MVA, SimulSCAN, S/LA, SmartAnalog, SMASH, SofTarget, SoundFusion, Stargate, Systems in Silicon, TextureJet, True-D, TVTap, UXART, VisualMedia, VPM, V-Port, V-Port Manager, Voyager, WavePort, and WebSet are trademarks of Cirrus Logic, Inc., which may be registered in some jurisdictions. Other trademarks in this document belong to their respective companies. CRUS and Cirrus Logic International, Ltd. are trade names of Cirrus Logic, Inc.

Cirrus Logic, Inc.

3100 West Warren Ave., Fremont, CA 94538 TEL: 510/623-8300 FAX: 510/252-6020

Publications Ordering: 800/359-6414 (USA) or 510/249-4200 Worldwide Web:

http://www.cirrus.com

367555-001